From nobody Thu Jun 11 14:15:08 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F6453AFD00 for ; Mon, 8 Jun 2026 08:48:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780908511; cv=none; b=gXStDjFLsuwnyyI0/GaB78N+rHbmsSoG/fY/nmhkjA3X8BrRXDraWGtpgM1i61pTqtYnOdkWhLrFUCBuNc4MEJptuGE8bvtye4p3c+qdBDS4AHGmtTqorE9WCLT/v5Gd5dxtvSbM6KDSg2v+P31zqa+FxbC+bkQ9Ch3Partb43o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780908511; c=relaxed/simple; bh=xeSQHPitzN8ohDKs18l6esrdselqsjwFIBvIjhevBqI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hrbtos95rsQMhSIwh1vxMtnR+Xi5gcUIdq+ShjmDQrsTLwS8OeYjzsrXBy9yoRjoAOsChZkiuJtjXg4fW3caoRR1ih1NKNS91WbHCLm8MfP5o6r+pWQ92HmIcY4NXzU6yVv/TyRHDOaEHeGCc3ZmJZeXNPyEjbJonDSEhgLQ+b0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Hz/bSFty; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MwIad46q; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Hz/bSFty"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MwIad46q" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6586QqA52771101 for ; Mon, 8 Jun 2026 08:48:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= wVm4TdG5n8U+Jqzsg6ytMrzaYYKYP9UWAt7EIHGxQss=; b=Hz/bSFty7HgdrBau e5hogukicKy1U20NFq5et88eBdyW+eCgZeJMxZNvbH9FoXoUiXlXZSvpNjFtabG8 4w/e8cX+l1yrjNeRVSWXMPGauu5jpTu+mrrTVDB4cspCNyzi0yBjkdpCGRsINXqY 2c/iLWUg3iF2WkxUHeJcFteUh04Oo86xEixQfM9Lz6U57h/mILAYFCJRjiLX/jy0 Ndzu9tVc7CyC7ux64pD6wMju0IiWRvQsIewn2mJKzcloUCLf88V+sYl8YLrXgXnw MMHLfzspsHuJQm27nCWCpA3M+ZDdgjMDLDInILza3PnSwXp95/sV/HLVb5xP97Aq NSceSw== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4embx6etuh-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 08:48:29 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-36b7f696b40so2459118a91.1 for ; Mon, 08 Jun 2026 01:48:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780908509; x=1781513309; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wVm4TdG5n8U+Jqzsg6ytMrzaYYKYP9UWAt7EIHGxQss=; b=MwIad46q3oo/CFwd+Of5Mwiem30cfhHHxY7v/gQhzC8MS2MBBpUkNg79/vHhdTvigR pKS/dcpNOYVkM946Vo/CuLDY/ofoNMd/niVAlWQNYoIgabo6dN9PHqxWP6sS5sJkeDnc adD1pDjVEd/TokT/oSwNDq4oLL1dV+4sRyBs6N6TRCoCq4t1OnBs9pzBvsNmJa0eAzYM +DCdmKfRxvZuT0chc8w2RjQ47wKe8FcKzl6G41Z33l9cyn9qZ21a2xrnaF+un5FF5WBU 6/Y1XzSuZM43akumBiYJBESmY+rNJr6ytU5Y4mz4wdJBGF+Cj/sfNBdb7pxWROLDMCcH 2vAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780908509; x=1781513309; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=wVm4TdG5n8U+Jqzsg6ytMrzaYYKYP9UWAt7EIHGxQss=; b=JtVHIwahRU4T7BobTuGnBqpyBDUzzJ/nwyy65h1ljueYOTT5usgwjnTwT9utkzOBhu UZTd9o8wgRqxn/iBEJa8w8h6qC98OIi20JZqKL0pPjVZslR/d/mt1Mg80bOM9F0XE7pn EFSwRaGtS0TOvR/qRXUvtQTGVxBjPa9KTIPjLcFzECnTNX6R9L7ZipfLl2TU9Fn+WH+T 3BmRkWLCvQGaRDYAdJ4zG6tsNL7Y8wRzI1weR8Abv3j/XVtmhtAPVaolWWfmGt8GITop ebgcpG3xvAc4WpbKBugHdnI4xCc1AroMBYQxr10a47QdXXsBX0+0sG3Okyy6b2lxRpxh 2VgA== X-Forwarded-Encrypted: i=1; AFNElJ9hW7qPTQsaP8k0JpIRXjsgEgcyl9uuQqN0AfNZmopuBN5G/Vrmcrn6RNSAn/YVNri+EVTJAcuNTWY82S0=@vger.kernel.org X-Gm-Message-State: AOJu0YxzKyP8X1iUAVrQ2NqotIkdEjEDEY0V0jHSXAgBrBOm36fos4zb /jNm7EPuKkpzzryRvQ8EiWLSGBsL5ttAtwEqCntla7SQhbRZcuVuZ3ufbO2Asha4vJ4kFb3+TCC kQWDMTGOLBuZJi3+DSwjZ4q5MmdQ+TTIMP1d+NxQOFPf9PxWHSbRc7FwSgOqC+TT6iIE= X-Gm-Gg: Acq92OFypWGXCha46CsUy71KbCLnCt5oE/jBPn6uK5sujpYYJnHlN0seI6NYC88V38x tjfaHHJOIceP25hsHruCfkJ5e5T9+8QNY4kF2nKMTxA7VGRe0OhWl7zxa42zrauHhk4SscEdxI7 AHSrVh7F4Aaymy7JeU7W52oa5dDRP/pFxnDBa3JdOQIxxyMPP+qNwiswAdqrCSMQ2/XaGy1/i1U 4CkLrTF4TcJF/UADjJFG5D91UuiksAzsJ3JOA2U47L5kW5kbDNqaGNQO1uFO/WpQActjL8Um+Ud EKySUepDAMcjRPhKxRF7mxCmS5buqNYIaUoNd9FLEv1EigdCm58dANbCbITg+gJspFq6S3Qy36x xDNjTd59WEgD5q8F+yF92qwA6ABZo2jRMlsQy9UfSSaSPNPvH3w6xmoPqUOEUd/xQChA= X-Received: by 2002:a17:90b:5111:b0:36a:aa9:eea0 with SMTP id 98e67ed59e1d1-370ee6437b0mr14861355a91.4.1780908508317; Mon, 08 Jun 2026 01:48:28 -0700 (PDT) X-Received: by 2002:a17:90b:5111:b0:36a:aa9:eea0 with SMTP id 98e67ed59e1d1-370ee6437b0mr14861329a91.4.1780908507777; Mon, 08 Jun 2026 01:48:27 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-36f712de91asm15070198a91.16.2026.06.08.01.48.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 01:48:27 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Mon, 08 Jun 2026 14:18:13 +0530 Subject: [PATCH v3 1/3] dt-bindings: phy: sc8280xp-qmp-pcie: Document Eliza PCIe phy Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-eliza-v3-1-9bdeb7434b28@oss.qualcomm.com> References: <20260608-eliza-v3-0-9bdeb7434b28@oss.qualcomm.com> In-Reply-To: <20260608-eliza-v3-0-9bdeb7434b28@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru , Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780908496; l=1706; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=xeSQHPitzN8ohDKs18l6esrdselqsjwFIBvIjhevBqI=; b=Sjyye9YT1bQn9mJ6+4RYuHC4tZCv5yvYzU6sZBbvTxZEUl7v12HTT5cSIJN4fkklVSTLMO3l5 PsDZ6EIIgh8DlCs1TsOCS31yAStdP3uvP8PqWbGxiPtn0dFkAOO6eJR X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Authority-Analysis: v=2.4 cv=cvmrVV4i c=1 sm=1 tr=0 ts=6a2681dd cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=d5_U1CTwwdyySJRbjq4A:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDA4MCBTYWx0ZWRfX6uBrZFcnZBXj vRppta3W/TT6aujvtwuSxNIw3e9rGUXK/R39fyjee6HY6PmpE/S1x0OWP2vGocFqlaryjjQUGBS /CEohyBoMDQe0qKht4IyNw4N8q/pfKqMr42iyeCdrXG4B5z2kvH/qdbZuXUK5mE7U/wOz7hPgBj VIv/3GWNhdvf+FEeH8On6F575EO3Em+YwDl3wTN1gV/B75q4UmKgZ2KLun6lG9qNjv0Qy0uCgb9 xRAxXvVy3tdX8tCiukpLycbJKDdTqMg7WK6Aq5//PXflsDhsWIKRShQUN5W81EqOWy4GzTCj5A+ W7uhmrL/z0/pAiqH7/0EUpnksNOiHWP6CsKO8bOUV2+D5QxKQltfn51RpihJcu4LEgaD/t9dRWs ctFK7bhugB85UW6OvZ8MXI3tcSnEu6jqrx592/1IcpPi6vpN1dQv+5uL0ujGAJqUbpkbB2njLey Gu/ffDB9P9irpM4LPpg== X-Proofpoint-GUID: eWmeC97vjtsr8i6pvRPii9UYhAho054F X-Proofpoint-ORIG-GUID: eWmeC97vjtsr8i6pvRPii9UYhAho054F X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_02,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 phishscore=0 clxscore=1015 malwarescore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080080 Add compatibles for the Eliza PCIe QMP PHY's, which supports Gen3x1 and Gen3x2 configurations. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Krishna Chaitanya Chundru Acked-by: Manivannan Sadhasivam --- .../devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 6 ++= ++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-p= hy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.= yaml index 3a35120a77ec..be4bbc327982 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml @@ -16,6 +16,8 @@ description: properties: compatible: enum: + - qcom,eliza-qmp-gen3x1-pcie-phy + - qcom,eliza-qmp-gen3x2-pcie-phy - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy - qcom,kaanapali-qmp-gen3x2-pcie-phy @@ -181,6 +183,8 @@ allOf: compatible: contains: enum: + - qcom,eliza-qmp-gen3x1-pcie-phy + - qcom,eliza-qmp-gen3x2-pcie-phy - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy - qcom,qcs8300-qmp-gen4x2-pcie-phy @@ -206,6 +210,8 @@ allOf: compatible: contains: enum: + - qcom,eliza-qmp-gen3x1-pcie-phy + - qcom,eliza-qmp-gen3x2-pcie-phy - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy - qcom,kaanapali-qmp-gen3x2-pcie-phy --=20 2.34.1 From nobody Thu Jun 11 14:15:08 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CAC3C3B388C for ; Mon, 8 Jun 2026 08:48:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780908517; cv=none; b=QHCyG9VDAbWBG8TSR8F3AfoctMlDSePF8Pj2uwCwpnEWNPywem70FGN/sWXo9qy7lNCQsMJWWNIJEuIwXk48YXKwpWjSKfCq87QEohYVebQVCUiIPi4QphXea6Z/xO7zY9edJVR7SuX9SCLH38mrZVF12qz5rKsl0i+n+UUUXyo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780908517; c=relaxed/simple; bh=yBHjoToyEmvpw9ZOHDr7MPJDwbB2Fu203G+gPC/yC/U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BD9j+75nIqDn/rlIetmKoPOZiqDMjL9EOch9257B4dM68raa0WtEWoHJqcnKZjVI9kE/oCaKvJ6xeJk1VcEgMLnilgZtX/OCn+PF1GyOaXi7wCLSbq3gyzmwXo8zocFEQVfkASnvMi5C54uESZPbC5ozGO/L38sdC4hjnt4eCqo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UzFUuDSH; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=J/xiUZie; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UzFUuDSH"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="J/xiUZie" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6586OtPL2384508 for ; Mon, 8 Jun 2026 08:48:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= jxRVdQ5578eayqXtMEmKyb3yUdHj+2MNMKPNvNzYGdA=; b=UzFUuDSHOKVTAHEX C3MQLfRoKXwN7wPbIUalvwzdpcV7Qo0tw3uzdOCRwgkUR/LCZMn1kWatXYEm9IhT 4+0sxzeEhhrCRasemxBli/kPa5KnC6IjXByVMsVoAaKMe/Psyi0jUMXuCM6frzvE C598hFKYqkeytwU7cySJegBfVXziE8x8SUf90Xe074Vw7wH5UdsJnhNbY3ac76bN Gu4pf75slYDWpGPrnkQ1WuvzP4h4RAjPO23mcYCJrvQWw7u21zrxGFDWVldfc1Dz /yQB+DGqF6OisBAlUZtmbb8CwcKmpJNKPFTDGg6QduAHx2VgpFk8yR4uVSIO4s4A RA7Kcg== Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4embs1esny-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 08:48:34 +0000 (GMT) Received: by mail-pj1-f69.google.com with SMTP id 98e67ed59e1d1-36e09ec696aso7000771a91.0 for ; Mon, 08 Jun 2026 01:48:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780908513; x=1781513313; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=jxRVdQ5578eayqXtMEmKyb3yUdHj+2MNMKPNvNzYGdA=; b=J/xiUZiedk0BTeI6G+FhafGAXffPWv8mlEJyCnwctnRJxrfAFA2AAPbOrsaPazUJXb NLvG6xgsbc/JqAiWtRuCOHjHgXt5UGKuOohAtmw4gq2lfccErDzWKO1Nb7t+4obEH6bT GW7T3CorRx7ZbZ/NRQYaDs0F/Du/bMeNjtwp0n4u1UXocumkHqRd4CJUF428GBeEUoHX wj4z9hRhKZULDq2n6cF+qieB4sxC3TLIu/pz/fGjofQmULfLvyJlG8R9bg1zci8UsP6C 36wz2nL+y5Ov4rF2leb/ossYCCDB/EEPIxXvtA9aQ6/1ewWvHopChU3CEAWvjc62Fpja 6tXg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780908513; x=1781513313; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=jxRVdQ5578eayqXtMEmKyb3yUdHj+2MNMKPNvNzYGdA=; b=StlR8gCqgF1njb3H0K7xh/XP93oJUVCroDUmh/gvwF0MEiVXbVyszTUCOGO9UY4FTG MIQLy24MuUKQdvPy6lhgBwGUQXT9aRxiAWAmW5Zi+Tf6ScqgKqt43ZSMTJPsUvRcK6qO D9fyTwN8a1Jk6vScmunRqod7YAKO3Jj86vLDRjbxtFJZn7B5nZNoYkKiZ47My6UzoOIZ Sr6MinPx0CJRd/6NOHQpWMwDtZLzZ1nz2QgOmpOjoUxJJhBT1x0BXy7WiJdfqblIKtri nvg/H9LdVSas5+caPK50V4Sh2PFCIwo5GOM5te3LV9v0VOAXAtU7PiHMSr2dTTH5MDMO s8Qw== X-Forwarded-Encrypted: i=1; AFNElJ8F+c9eaApUI1IHjWZsFbWD4njY03JqZcTC7AYyMJtEiRV5KoOTlR1lXe1LxOaX89uYlWhU8vD8pLjHzNI=@vger.kernel.org X-Gm-Message-State: AOJu0YyY4qspVmO0E1JLOP7aCF6hAHotcw1bp5AXHmonOvED8jmqAFeH H58Egil0l52Bj6MsA2FkFYPme16O8YZAfWFG8+vgKJmb/8jeYeA5cqpgeUU+KkIRSAHc0yTv3Jj 9MbDFKuDDkWM84Xfm6HG92+IuMkhSVLrJNcFtjt/iKI8nup9ZM+Z/rfGus9VKK+ow2AM= X-Gm-Gg: Acq92OEOeFi5lMnnsRYKoq2E0fAzHDNz9SToxFWGi/YIoOImolLLUSiozSE6Op0cyNG lyfmgGhECoj5sqNY6FCurbDOTaljlf6sbLN08H0xrUc+e3mg7Z0uJtKtFpKCs5PBa3K3IUqqm5c 1vUkVh6k5Px6nmPsyCD+3K2jhY2bgSRhOmcpKPEzsFKax+59PNc9L+b2s6R6jNDzDHCyy8m8llF cc5mc3zeSh81eOVrtKMfgmFt+EMGQp+doTRj2Doq/F/jexxRHeIetVgzg3tMKP3rZrOjU5YZmGF bOR+PAH4LS9RA6d5n32fA0rldKC/Arn2EaP4ImliPyAgAy+5P5UOXotp/TIqssjOI5n35XxFk+L uhUfw8xiXSu0XezznVyQU7OHHW0aP7WPQOOfyrNTQJIVQ7rfdYiOEncwfep/afbQseVk= X-Received: by 2002:a17:90b:394e:b0:36a:aeaf:ab2a with SMTP id 98e67ed59e1d1-370f0d4c33emr17913267a91.19.1780908513513; Mon, 08 Jun 2026 01:48:33 -0700 (PDT) X-Received: by 2002:a17:90b:394e:b0:36a:aeaf:ab2a with SMTP id 98e67ed59e1d1-370f0d4c33emr17913246a91.19.1780908513113; Mon, 08 Jun 2026 01:48:33 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-36f712de91asm15070198a91.16.2026.06.08.01.48.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 01:48:32 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Mon, 08 Jun 2026 14:18:14 +0530 Subject: [PATCH v3 2/3] dt-bindings: PCI: qcom,pcie-sm8550: Add Eliza compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-eliza-v3-2-9bdeb7434b28@oss.qualcomm.com> References: <20260608-eliza-v3-0-9bdeb7434b28@oss.qualcomm.com> In-Reply-To: <20260608-eliza-v3-0-9bdeb7434b28@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780908496; l=2136; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=yBHjoToyEmvpw9ZOHDr7MPJDwbB2Fu203G+gPC/yC/U=; b=ja/5LGBZqLE+1Wu1sWlNlGqoDr6Lswt20oAcZyryoiw0HvM5vhjXHVza1wvnRC82kNBi3B9tV 2OVNAra8hVGBs8SJerwHkz3+2x1CyINSKLNh7WzLfrR18UDw5xxuDYQ X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDA4MSBTYWx0ZWRfX6AC5dsr+FaxI CUtdOcNgd2TJBPGi9yf5aNLpooIG/c5mkbB2lgtVbltCv3I90LgYW6JBp+Jywzz79kvKYE07rs1 S6o02D64ds0yrHw+pgaD/RHa3RPxp893bi+9OChHtK/5fbojPpIsBT6c1qqF//o6AOFm594lIZl EF+Zox29CBzqrapdcaE1wdV6w480sZceqLbZO+uYApJMjKbPrpEIiT7GcecHlC5cvEOpkESVUjC 6uHKfpYvcjXdNq3blTpNCg+wTLV4hoeL0TMd8/tZHBKX01d1vkOgBON/ugaapCq32eN3dhzf1c/ WYIREsMkZzZ8vFsr8OJ9ju59MoDq+IV0gauB/BeRcBXGlaJkyYdpj58+6DZMaDYnxKTiLI0axil cFmwV+UecC3yxMuOOqiZVfgF8pe8ZH9+MEKri2qhDQjXM9jvLRX1FZy6hAORzvev0zlbVK/WzYY ZNCWjut5C4ri9V8fDvg== X-Authority-Analysis: v=2.4 cv=CeY4Irrl c=1 sm=1 tr=0 ts=6a2681e2 cx=c_pps a=vVfyC5vLCtgYJKYeQD43oA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=FC_8z62UfPBbNpSbB3cA:9 a=QEXdDO2ut3YA:10 a=rl5im9kqc5Lf4LNbBjHf:22 X-Proofpoint-ORIG-GUID: ylmTc27KpOGG9o-U644LF3r3xqjvwmch X-Proofpoint-GUID: ylmTc27KpOGG9o-U644LF3r3xqjvwmch X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_02,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 impostorscore=0 suspectscore=0 adultscore=0 priorityscore=1501 spamscore=0 malwarescore=0 phishscore=0 clxscore=1015 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080081 PCIe controller present in Eliza SoC is backwards compatible with the controller present in SM8550 SoC. Hence, add the compatible with SM8550 fallback. Eliza requires 6 reg entries, 8 clocks and 9 interrupts, so add the corresponding allOf constraints. Signed-off-by: Krishna Chaitanya Chundru Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/pci/qcom,pcie-sm8550.yaml | 50 ++++++++++++++++++= ++++ 1 file changed, 50 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml b/= Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml index 3a94a9c1bb15..fb706b1397a3 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml @@ -20,6 +20,7 @@ properties: - const: qcom,pcie-sm8550 - items: - enum: + - qcom,eliza-pcie - qcom,kaanapali-pcie - qcom,sar2130p-pcie - qcom,pcie-sm8650 @@ -91,6 +92,55 @@ required: =20 allOf: - $ref: qcom,pcie-common.yaml# + - if: + properties: + compatible: + contains: + const: qcom,eliza-pcie + then: + properties: + reg: + minItems: 6 + reg-names: + minItems: 6 + + - if: + properties: + compatible: + contains: + const: qcom,eliza-pcie + then: + properties: + clocks: + minItems: 8 + maxItems: 8 + clock-names: + minItems: 8 + maxItems: 8 + + - if: + properties: + compatible: + contains: + const: qcom,eliza-pcie + then: + properties: + interrupts: + minItems: 9 + interrupt-names: + minItems: 9 + + - if: + properties: + compatible: + contains: + const: qcom,eliza-pcie + then: + properties: + resets: + minItems: 2 + reset-names: + minItems: 2 =20 unevaluatedProperties: false =20 --=20 2.34.1 From nobody Thu Jun 11 14:15:08 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 360493B3C13 for ; Mon, 8 Jun 2026 08:48:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780908522; cv=none; b=PW0KPgAGNBUrCk+ZCCKyvg1z+Li6/zhS+TWx65XPF9dWnM3dV1S9DNJi2qzARQOiYT5tYrlrz6XYNgWwwQ3yIpao122t8hmMjWlJRMCcfXlNvWEC1fO994432Nu48fZr3vZjtGGeGNWARrCK3/Oxlpd4OoGEBb7rTQGVBL2dXpc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780908522; c=relaxed/simple; bh=uy8Tp0z6g3+lOt5XWjtY1jyLh9OydkfbLeVOdjrIZ9Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ej5rU1Ge8yhNJk5oRvtK9EKnkOnzTIrRhkgsvyJTq/cFgosiWGj/V9xBIci3pXVKTwHvU6gZfzp39mKL9Kn3ZfvkU3rdNxIRGOqkn1m3fQtoEj3XRsFEd5ZO4SmpdBxCK7iIxlnvS/DoK/XY3/HyQaZiViiyLdQehA6cVtXA1R4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=GWEuXyEe; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=b8bJcV4W; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="GWEuXyEe"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="b8bJcV4W" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6586RWhV2833465 for ; Mon, 8 Jun 2026 08:48:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= VTuGIlv5ddC+4RTXXzGWzTBP4mn4kKsDpbwH+RBeDDw=; b=GWEuXyEeAGeU72LG wKimL3NrVGrHCDyuVMErEsg/jpEgqMQnnwFAbTrDUon4IrWE+AB64rBD+KOZnGnu FawndVMkPJlByHrc/+8X8OqeqSjaXzClHAuzegQ+vhlHTXAEjko2rrWkuzR/QnlO xzKA1lJxvq1MP00cfcpxXSyGZ4gddY0Cd5lI7NHn3J8aoVVD+cDyxaYQE8wCD9ua TmXjVDAGb0RFsbv78qIMqipmVkz1K3mqDEMYu0RDFH9WRIKcfXdNbGouoHRbdekw RhGpKhSlvUhYu283M/OtmQHYrTRleHwKI8PhoJ5bnSG005c3I83/ONP54wR77wzr 1wSAKQ== Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4emaj4y6qx-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 08 Jun 2026 08:48:40 +0000 (GMT) Received: by mail-pg1-f199.google.com with SMTP id 41be03b00d2f7-c857ebbb0easo2972214a12.1 for ; Mon, 08 Jun 2026 01:48:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780908519; x=1781513319; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=VTuGIlv5ddC+4RTXXzGWzTBP4mn4kKsDpbwH+RBeDDw=; b=b8bJcV4W/Rr3ZgKfrnE/RE2tuiyPlYhIxQtmCAli1PRMOdHCVqtrSAjJu9oB7HFGFB BEEaNLoSYLlaUoAjzR5DwYUFa/D/KuQqHu/TO+VIp42QGe85Km5+k1sPLu9meTr3l4TA ByFLJFtyioE8jynDWD0Uu3f3WIVQaGdz51nLr/elGinvV80W4rW5o1G1iQzboVjjbhBR arY1J94chqeB54AqshFQd32T+nCKKUZhnJbO0gYf3V9y5KwNJEv2Rq1P+ixWPm+yOKhO fcQv3ICPe5eN0p7JMxE3j5UiC1D+3/Qpc/O4afTB0OYmWFl9xBgl8ZLcijYy61xXyeaD hsNw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780908519; x=1781513319; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=VTuGIlv5ddC+4RTXXzGWzTBP4mn4kKsDpbwH+RBeDDw=; b=TG61AKtBrK76VIw7ysrK2GqTRmz/2Y48mGRVC2RlAUMv+TqY06UIMJeVQ3ZsWHz3Dv rABJOOX6FGA/L+acPVyV9oZ/7UyWSXS5jOoPrZEcDVv9KbtCmYa3n/u7pyyDP7tkd9lg uBBi46sO5gxYgR4bml99IhslyobUSTW6Vxj7IfDnYvaGijj1GEWKlw/AXuT7KX0s24Yn 3fwG/2sIEGWlOB89ZERQgU+CxwkgowujHKUqQupprjUrCt9Sm+X4zi+18TmqbZ1+6S+6 z31uZonaVgUseXg9xMDBVTF85RhJeyNiqZZTr/nczBjhm44kN1i0pl8IMeNkzrx4IvN4 rvSw== X-Forwarded-Encrypted: i=1; AFNElJ9RfmOINaHn9+1UISZMUt/E4f6BfiAISb3siqY51UcE1jRcMCiVzmB2g66eWX7/5eOAmm5hhXHbT7rFYPQ=@vger.kernel.org X-Gm-Message-State: AOJu0YxFNbDmR+rx0utrGoqTWY/aKY6c1OWBX1XXN1BCFnc5Ui6A9r09 iFEU00ceKOBMTENZ656SKh80188trvorP9DEszggFONyvJhg88katsP4j7Wz0RVP9rAWud3FqAO a8bRcxVGWh4MKi7sVhRRxiqVM53v4HgN2zwAvrhgFrzE7Sz5hyXMqVkjIbESDq1xlj5k= X-Gm-Gg: Acq92OHnbzSi4BEdUT7PK2D6X7vXmOGLI2PlylwjRBADbVROvmLkYbtf7OszSsz2tUF qbjrXC1yJ3PmBMZ9ergIOGW5Qy7GOzC3v0haHEJljKwSx2VBqTCoeD2QYUGPAH7TbMQQl3nEQvo GvJ9oReb6uRuJeIebMbaAUZgihDL+JcFgrqD3selQA2Bnd54feBlpU5fmG0MD78P1z5PZgcki4a dMzbTGUErCO7ItV5Y5I0p/eol0H5TrL9Fu3G8C5NY51FOqjWD9azlGlMNHx9AveAvXcyhCiasFZ NVXZOUqwy0MCo4afk3mabZ61aK3Ae32AkLaLS8D8/T9X4ld++geiKrMg4VKnjswSDpre1tukfGU J/0Tg1q3lmt3lqBF71Wig9yCGse8AnLMU4dk2f6v+/eV1utVX2flCPI9eNXUZzrMN0nU= X-Received: by 2002:a17:90b:4984:b0:369:7491:7b24 with SMTP id 98e67ed59e1d1-3713097009emr11142154a91.6.1780908518936; Mon, 08 Jun 2026 01:48:38 -0700 (PDT) X-Received: by 2002:a17:90b:4984:b0:369:7491:7b24 with SMTP id 98e67ed59e1d1-3713097009emr11142133a91.6.1780908518457; Mon, 08 Jun 2026 01:48:38 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-36f712de91asm15070198a91.16.2026.06.08.01.48.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jun 2026 01:48:38 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Mon, 08 Jun 2026 14:18:15 +0530 Subject: [PATCH v3 3/3] phy: qcom: qmp-pcie: Add QMP PCIe PHY support for Eliza Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260608-eliza-v3-3-9bdeb7434b28@oss.qualcomm.com> References: <20260608-eliza-v3-0-9bdeb7434b28@oss.qualcomm.com> In-Reply-To: <20260608-eliza-v3-0-9bdeb7434b28@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru , Dmitry Baryshkov X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780908496; l=9326; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=uy8Tp0z6g3+lOt5XWjtY1jyLh9OydkfbLeVOdjrIZ9Y=; b=kYrTxQEPtPTYmQHuc/THAHctraYKYgyAOOfdbfl/gPvPe0LEBNBxJjJJESOxMmoaN3POgyzXQ GDzyHyE2rkCCJBaGAYYEmBxE+9RO35XiDCujBpdn8rfH6rWYe2SEQ4M X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-ORIG-GUID: rDNosu9YdiXEeBJpN8avAFhDI3lH0H58 X-Proofpoint-GUID: rDNosu9YdiXEeBJpN8avAFhDI3lH0H58 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjA4MDA4MSBTYWx0ZWRfX6FHSWsMGW8zM Y8QD3kwUOFz1W0vsOCHRu2QRsDXcHr+CfP7Nm+IDG9p5iTUo3IQPpjSkRJ/ErtCi1tz4XmhqQA4 v3r3MOq3rE9C9i9+XB4VA1WQtEymert8rmQQyYgh1Lyrli2KREaT+GN5jJmQ/swm3wSaaYPXYzt +OgtomDGqs8Mg/z2VUiDz5SD2rcyrUCdwVDL8/7+gU/8rI+HFrXqU63VQFse24/oKfnHmqESxH1 rMggUJ+cxww2UjsdyLVNlHNrejk86o3gJ+EhhHMxp1qddUK2FPhuQMl5rLfuhbB4VBd+2kFstiI VdK684E/edp5HfdMz291fgUCQVQ7u6FC9qxTVQu2lwCuqOJ518ka2IktCWk/9UFlGuDAoCoar9q NeQW2p4R2NOqVljZ2oOLx1DPh3/xHVgy09E4OCorcxdWoRr11bc96J7b69d+wAA6uF1i/64uA3H PDJB9Dde8ArvnrpD2Iw== X-Authority-Analysis: v=2.4 cv=TLh1jVla c=1 sm=1 tr=0 ts=6a2681e8 cx=c_pps a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=BvlutTLlwcMiLWs3sTYA:9 a=QEXdDO2ut3YA:10 a=_Vgx9l1VpLgwpw_dHYaR:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-08_02,2026-06-05_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 spamscore=0 adultscore=0 clxscore=1015 phishscore=0 malwarescore=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606080081 Add QMP PCIe PHY support for the Eliza SoC. Introduce a new Gen3x1 PHY configuration with Eliza-specific initialization tables, and reuse the existing sm8550 Gen3x2 configuration for the Gen3x2 PHY instance. Also add the missing QPHY_PCIE_V6_PCS_PCIE_INT_AUX_CLK_CONFIG1 register definition to the PCIe V6 PCS header. Reviewed-by: Dmitry Baryshkov Signed-off-by: Krishna Chaitanya Chundru Reviewed-by: Manivannan Sadhasivam --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 139 ++++++++++++++++++++= ++++ drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h | 1 + 2 files changed, 140 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index fed2fc9bb311..257b4df965c3 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -198,6 +198,112 @@ static const struct qmp_phy_init_tbl msm8998_pcie_pcs= _tbl[] =3D { QMP_PHY_INIT_CFG(QPHY_V3_PCS_SIGDET_CNTRL, 0x03), }; =20 +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_serdes_tbl[] = =3D { + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE1, 0x93), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE1, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE1, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE1_MODE1, 0xb4), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE2_MODE1, 0x03), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE0, 0xf8), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x0d), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE0, 0xab), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE1_MODE0, 0x24), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_EN_CENTER, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_ENABLE1, 0x90), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SYS_CLK_CTRL, 0x82), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_IVCO, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x42), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_MAP, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_SELECT, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CORE_CLK_EN, 0xa0), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_ADDITIONAL_MISC_3, 0x0f), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V6_PCS_REFGEN_REQ_CONFIG1, 0x05), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_G3S2_PRE_GAIN, 0x2e), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_RX_SIGDET_LVL, 0x77), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_RATE_SLEW_CNTRL1, 0x0b), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_PCS_TX_RX_CONFIG, 0x0c), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_EQ_CONFIG2, 0x0f), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_misc_pcs_tbl[] = =3D { + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG2, 0x1d), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_INT_AUX_CLK_CONFIG1, 0x00), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_RXEQEVAL_TIME, 0x27), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_tx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_TX, 0x17), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_RX, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_1, 0x15), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_4, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_RCV_DETECT_LVL_2, 0x12), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_PI_QEC_CTRL, 0x02), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_FO_GAIN, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SO_GAIN, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_PI_CONTROLS, 0xf0), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH2, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_AUX_DATA_TCOARSE_TFINE, 0x30), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_TX_ADAPT_POST_THRESH, 0xf0), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_VGA_CAL_CNTRL1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_VGA_CAL_CNTRL2, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_GM_CAL, 0x0d), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_IDAC_TSETTLE_LOW, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_SIDGET_ENABLES, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_LOW, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH2, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH3, 0xb7), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH4, 0xea), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_LOW, 0xdc), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH2, 0x9c), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH3, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH4, 0x89), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH, 0x94), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH2, 0x5b), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH3, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH4, 0x89), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_SIGDET_CAL_TRIM, 0x08), +}; + static const struct qmp_phy_init_tbl ipq6018_pcie_serdes_tbl[] =3D { QMP_PHY_INIT_CFG(QSERDES_PLL_SSC_PER1, 0x7d), QMP_PHY_INIT_CFG(QSERDES_PLL_SSC_PER2, 0x01), @@ -3532,6 +3638,33 @@ static const struct qmp_pcie_offsets qmp_pcie_offset= s_v8_50 =3D { .txrxz =3D 0xd000, }; =20 +static const struct qmp_phy_cfg eliza_qmp_gen3x1_pciephy_cfg =3D { + .lanes =3D 1, + + .offsets =3D &qmp_pcie_offsets_v5, + + .tbls =3D { + .serdes =3D eliza_qmp_gen3x1_pcie_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_serdes_tbl), + .tx =3D eliza_qmp_gen3x1_pcie_tx_tbl, + .tx_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_tx_tbl), + .rx =3D eliza_qmp_gen3x1_pcie_rx_tbl, + .rx_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_rx_tbl), + .pcs =3D eliza_qmp_gen3x1_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_pcs_tbl), + .pcs_misc =3D eliza_qmp_gen3x1_pcie_misc_pcs_tbl, + .pcs_misc_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_misc_pcs_tbl), + }, + .reset_list =3D sdm845_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(sdm845_pciephy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + .regs =3D pciephy_v6_regs_layout, + + .pwrdn_ctrl =3D SW_PWRDN | REFCLK_DRV_DSBL, + .phy_status =3D PHYSTATUS, +}; + static const struct qmp_phy_cfg ipq8074_pciephy_cfg =3D { .lanes =3D 1, =20 @@ -5399,6 +5532,12 @@ static int qmp_pcie_probe(struct platform_device *pd= ev) =20 static const struct of_device_id qmp_pcie_of_match_table[] =3D { { + .compatible =3D "qcom,eliza-qmp-gen3x1-pcie-phy", + .data =3D &eliza_qmp_gen3x1_pciephy_cfg, + }, { + .compatible =3D "qcom,eliza-qmp-gen3x2-pcie-phy", + .data =3D &sm8550_qmp_gen3x2_pciephy_cfg, + }, { .compatible =3D "qcom,glymur-qmp-gen4x2-pcie-phy", .data =3D &glymur_qmp_gen4x2_pciephy_cfg, }, { diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-pcie-v6.h index 45397cb3c0c6..17a0f9d18acf 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h @@ -12,6 +12,7 @@ #define QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG2 0x0c #define QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG4 0x14 #define QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x20 +#define QPHY_PCIE_V6_PCS_PCIE_INT_AUX_CLK_CONFIG1 0x54 #define QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS 0x94 =20 #define QPHY_PCIE_V6_PCS_LANE1_INSIG_SW_CTRL2 0x024 --=20 2.34.1