From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 493AB305699 for ; Fri, 5 Jun 2026 12:20:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662010; cv=none; b=Tl54kXoswR21TX38XBpSPBgnQM1StmmF/eymPCIKo0DXxbh2F0LQRN5+RQz2gpnKgqIxUDrEXc0COksnZXTrgo6cIWlwsM0ExDSl42MwvAQx0TyTdOy4XS/aMR9pBvFwPjjdXVp/I2DFp3X9Gkdc2TA8Ht8JOwhpBB/ir863UPw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662010; c=relaxed/simple; bh=5Uzl29QTCrj5VKD83cW4UxcKrN9I1xXI5DXz829aub8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=YXG82F1Dsl32RT2mymsWVhI8yWV+FHPLrbr9x28UxkDHYLXr3sCwtXsiqYQHLecCFsGFhE7sJXMCy+nitHbGJTIkKvGWpD5AF8EPuHSxW6WSI3xmlnA8Pk7D2AkvzUl0DEOz5JjwQF983EfAc4Xo0H3JqrrbYB2HlH2Ca17bDjo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=Slpd2c3M; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Slpd2c3M" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-490b9318997so13770525e9.2 for ; Fri, 05 Jun 2026 05:20:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662006; x=1781266806; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XAn+sgOJ//YpFHFCj3wQ7fJwCRmUnKUhDxx0gbmShJo=; b=Slpd2c3MF0kBMnAcI2Kd7IZvFXVW1drIh8TjhvVPA9mRGPLKVvLY0m5NKGdWh2DgMr rU50HEi5JFYHVC3YeIjzuoE3w1nXt9riMROx1H1PEJjXDIx9SlgPJgbwyuo21p9dDCoX DmaT+BVaKARCnER1WQ4s1s9LPsJPNW6UUBe/s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662006; x=1781266806; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XAn+sgOJ//YpFHFCj3wQ7fJwCRmUnKUhDxx0gbmShJo=; b=P2/AYZnxvnbdlVJFYpJdonsbS6kkleXzRWDzv/P1clA2UzzVKFIb70FGA96uDZ/Nik QhmMtAHfpkiYww+A55qQuwC5xl08kV3y8rAPjU1AY2cJanakyAxtSPvNIddLWwQBFYZN t30saIgERBFTGmTimRk0cG/YKV/nx1myklTHD351DmWTg8i9xod5uzrF9p2ualp/qlsh l753REfjCZuB5g8D9h+JPKr13GhTeohchxOR0LSJOTWt2tTEEVPe+fXQi6VULpVXEmUW jy+TXwOIv/gPBeLqSHWs5HpW2gfS3DFj/dXODMmTGz0lez3vtmLLxWRsrebYeNxLmyiR t+Lg== X-Gm-Message-State: AOJu0YxMRTH07asrR7li922X3o6HALwiHmYkXgreZmznVgNUvt9l4Pip 52QfUFtkwCiTu0VLeSg4sX/RJ7OFmdDAo6psCjaUWtqkRaWf0bW4elARVKP9hLUT4+LCaERk92O 32r/4 X-Gm-Gg: Acq92OFRCoA6wXBydx2qazRNAMQQ7TBchPyy1IDnLB0IB4hVdZ5X3y/mWlr2CZ1XLWv ZbZDZv/O1SDpEcVSKl9yzh+KMv+2leFaXW3fbC5J0+Y2czIvnppoJ5dK1JYOqp64HuMegALrAl5 td7aY65krR490EdoWHJKjdxt+4YvfXyNepF+kvnEcLi3yGGHHITX2xY9gFCU87kcPkBJXpwZlIl JP6f8/inhCNGONdV6om8ThytkpKyZIwhQxsYFkG9i6RZ7SdNwRV+o5+E+P6+U8Vr0JAWuwYl1Js PU+9Nad1qq83gX74KLBdSRlPrY0RT3xC+caY2hK2BYOo3+mw77c5hALN1oacjua2QFSCdzweEXX CUr6H4+lTbocwfQXK+wFl28k0+ZgaH0sTNu8IsiQPzoZB97Br2c3ykChZi1DwhOr32ELqumps3i 6sP6Ft4zRzWhrRFQ9dr5B5wuKr/Ku1dpNt5+gj3AgfQGSeSDIE8RswR/dLdkJ5sShz1uFIT3rmB Q2AGipdWtJJ/QNf7h2ILXAlWpsUespy596be6qjrL8+gBS9155nIljc9b0xiF3LYcjrBmQtxcAr fRn/Uo/xP7qklnth20X15jW2S1TqjTKFxX0= X-Received: by 2002:a05:600c:4708:b0:490:b06a:649e with SMTP id 5b1f17b1804b1-490c2602987mr50837865e9.25.1780662006287; Fri, 05 Jun 2026 05:20:06 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:05 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Conor Dooley , Alexandre Torgue , Amelie Delaunay , Christophe Parant , Conor Dooley , Himanshu Bhavani , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 01/14] dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board Date: Fri, 5 Jun 2026 14:18:12 +0200 Message-ID: <20260605121957.78409-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add devicetree bindings for Engicam MicroGEA-STM32MP257-RMM board based on the Engicam MicroGEA-STM32MP257 SoM (System-on-Module). The use of an enum for a single element is justified by the future addition of other boards based on the same SoM. Signed-off-by: Dario Binacchi Acked-by: Conor Dooley --- (no changes since v2) Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Docum= entation/devicetree/bindings/arm/stm32/stm32.yaml index c6af3a46364f..c5ce81e3ce45 100644 --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml @@ -203,6 +203,13 @@ properties: - st,stm32mp257f-ev1 - const: st,stm32mp257 =20 + - description: Engicam MicroGEA STM32MP257 SoM based Boards + items: + - enum: + - engicam,microgea-stm32mp257-rmm + - const: engicam,microgea-stm32mp257 + - const: st,stm32mp257 + - description: ST STM32MP235 based Boards items: - enum: --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A7BAB2DA756 for ; Fri, 5 Jun 2026 12:20:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662012; cv=none; b=kR/RSmYwify31fz5gxZMzetZUFRjK+PtQ0q4KFTGcKgTFVUxy5hYJ/l8mdgHbPzUUXiHMweA0+HppRtMBWPYEIoFWE+hAsUsZYfG21Pb7sD9BNlErqjjxxK7kB9r/fdRvzHRupFnxLyo8ZC30TBAAg9BlnrXUUCklrT7eAeyvA0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662012; c=relaxed/simple; bh=1/gdeEPDNLQlnDY6pCq0IrTapXIIlKgQKO8Vd2ZWooc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bZtWBSqz2/f8m68bccMq2eb9y8vIbINZGn176PE8FkmksqEbnXm9mxX32CSnI9IUdpGyNWe/3w7xtPte7p6RC3Ts1/YV4K3w9MRyeAxr03JO47l+rWy+vZM4FPf+5e0EPX+RYQQ8+yUeftl1zuL8V+YweuLNCgiycic7OMxBbLw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=iVQ0ODLO; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="iVQ0ODLO" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-45f3cf907ceso887511f8f.2 for ; Fri, 05 Jun 2026 05:20:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662008; x=1781266808; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=R546pyhcBIoOcNDyoI1JxBWHAliuH/MVaGxXBQ6qTQU=; b=iVQ0ODLO8DUASp0CshgZRDy3P4UqesBO/cMIFHlAy1iRv3JAY4R8GQBIzPtr+dlCTV YR9clvYjjKApVe1g3lds92IFbClyHvFQ0tCAJjwcZveRWWQDkIp1LTWtkofIAEHXrMLS MlSLQGcPGLyoXo940orUaLr7ARJzPV4+a+45U= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662008; x=1781266808; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=R546pyhcBIoOcNDyoI1JxBWHAliuH/MVaGxXBQ6qTQU=; b=lKQQid/BiTo465e9nj/U1LzrQ5qiX9NV1XsCaVdzF9QxEXVpr2W3wwOZKzIyEjBSOG smjQDTS6t8nWZVK/rWEtrvUsE+KB/Nx2/k3+3+XQde72StZL225AsheFmhygDTOgrsKz wgovWCcv7zw91YjXgdGEYb0cEDuuMXUol1xi05jODxBP99ngrQn5HtMCiLJxGA6o4c40 zfPsKvUZzyqTMCybfWyI6EPSmce2FrknDrEHq4Tn/PHkZp6cqxnvRbTxgCrRQLr4z3ON t6hiWUPsMihCfqN8pk7we/JEvKh6+vDTL5H9aRq4pUp6VE/JLReQ3BlsRehJUM3ua4th Fz8g== X-Gm-Message-State: AOJu0YzsgHaOlZhFm8ISDwvhwk5GaDWuYTaZzxaQ/XBEnhs+MN82mnu2 S4t0wQ2ieDPBmNFeEJzTM3NrMfZPspmEoaPZFrVmeIz/f1OX5G5I4ZiTyhj2eOOSFFCxHSgs3V6 lAlUn X-Gm-Gg: Acq92OE+5j05ElaJGx1k7SWV+qIo5bBl4vvz8ljA0or8EeoZFPtweDZalPbk9nq8zz5 wlQ1fZA+Y0UGlUsY/A5FVtPpr4dc5PJYUXEgaGUUAcgc6SHHV0l7o+Nz9icboIUdzbhyiUicXHv M4fBE4Tf2xPBvtsYNSMJUEvcFaayMCW5Kco6G8ZmfI+jBN8er2HlNjBZd0Id/GCa/0uouG8Eskg 6xx7WXFCAkkB7XoNOS+ErjP78xkmkMoJ+p0idfIPPYSQ5SLeSUocZTKvxlcLufPyzlygyGvSPh0 vwpm0ohuBsg4mCi++2j+nhf2T85vahZvuPDARrjPPinoOoj87vmPT06Tx7euFrjWi355TU5HvI7 2u+E/Ta+REnFElR4IN7DZRa2hC0DPRg1FqQ52mSKEZwAAfWtiTfcrznsuI4kRoeMT22jSfRMr1Q KfC9uCNgth+qB+ImbprWFZ/r98ao0MUT8I8qOaJ9eGL1Nq2H0uIk+XjDHW65rQBC1ZZjban5OI3 EbPDevffoSi6DQjgyS9Uuv/uqgY4zULtjD2I3ROe94tBHuibEmxD9cMCP02WMJNUH5dVAWaOyvX 8o1+2jhdSzT50fHycaYwpwsTLTZA3n/QY8k= X-Received: by 2002:a05:6000:25c4:b0:454:35b9:803 with SMTP id ffacd0b85a97d-4603061fcfemr5612501f8f.30.1780662007855; Fri, 05 Jun 2026 05:20:07 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:07 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 02/14] arm64: dts: st: add SDMMC2 support on stm32mp25 Date: Fri, 5 Jun 2026 14:18:13 +0200 Message-ID: <20260605121957.78409-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The SDMMC2 controller supports SD cards, eMMC memories and SDIO devices. Signed-off-by: Dario Binacchi --- (no changes since v3) Changes in v3: - Add power-domains property. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp251.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index 673fbc5632e6..faa1355948e8 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -1667,6 +1667,22 @@ sdmmc1: mmc@48220000 { status =3D "disabled"; }; =20 + sdmmc2: mmc@48230000 { + compatible =3D "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell"; + arm,primecell-periphid =3D <0x00353180>; + reg =3D <0x48230000 0x400>, <0x44230800 0x8>; + interrupts =3D ; + clocks =3D <&rcc CK_KER_SDMMC2>; + clock-names =3D "apb_pclk"; + resets =3D <&rcc SDMMC2_R>; + cap-sd-highspeed; + cap-mmc-highspeed; + max-frequency =3D <120000000>; + access-controllers =3D <&rifsc 77>; + power-domains =3D <&CLUSTER_PD>; + status =3D "disabled"; + }; + ethernet1: ethernet@482c0000 { compatible =3D "st,stm32mp25-dwmac", "snps,dwmac-5.20"; reg =3D <0x482c0000 0x4000>; --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 635A93254B8 for ; Fri, 5 Jun 2026 12:20:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662014; cv=none; b=MwC7/HzQD5DAZgL3TWif7oMd1lxcBhZtcb2O73AuPZWWXDQqCNb9etJK9qfU3XR3balnlRbfa+u7ywDYhiEtXwWKmX18RIeyF2u64SuJUHfXE/Soz6qF13FIkCW3YQtM7qE1mO0LR8GEQSH9+QKQ4BF6NFENMUMIs9k0HjJddas= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662014; c=relaxed/simple; bh=u9m2WwsAUh5Coh/I3NjhlkfL1KrpsMcmoa+vDwMzK1s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=CoVLX4RSFzrwXxOO/IF9wgcledyt2i2akPWuvjkH9XZG06R3ml7dEbTthtGI0MwrNzE1yCmgvdT8nQJzBO+wZ9QnuHcEKVo/2/VpKE0UnCkHnkHs/yxiln3f6wOUYW2angK4tIciLkObg95k6VOonBadhp+PKiK+L14ZV1RqeJI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=MyvtBQKi; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="MyvtBQKi" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-4602e2a0372so1098999f8f.3 for ; Fri, 05 Jun 2026 05:20:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662010; x=1781266810; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=O50jeHT7n6IfAQOe8+U4Hub9w56VMIy6Werwz+99kvc=; b=MyvtBQKiQE8Eaj5JM12XrUAHccZbyYfNVKVm9UpChxUNslI2mhqsRJwgpBoUgy6sxr APl/ebD7jIqOHgjcpXhogMkHg/ZYFvAr/4PVhp9vFxIhSAXjuqaMP8rTxgaHBeDbNNnZ yAAtXx1jhcWOedr8JNGe6l6MMVvv4ev+LjBjk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662010; x=1781266810; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=O50jeHT7n6IfAQOe8+U4Hub9w56VMIy6Werwz+99kvc=; b=S+j19/HY0sxN7YgyD7RLCQxh05WFcBXF9pt69KPoQBBkxT2blQgKFoH3d6FZ7LZdV9 MNWW2r40rCPzYqwfqI2mv2zvpAhjzFTqMEB9KhdK6fnmDsYzWJHwBanXB4oUi4l48WBj a5a6kjiPKsRmQsjEqjdgMpCi1/leN5nZuX1De4NJhMA76NraQMeWI/Yl2T02zJr8e9WX YZ298ypn/WnWirYJ7/oFWBb2rM9hsdEZoRtGhSPKWssKOMkBwfP47ykqGnpTetKT+Ht5 YPQZCsp3Ri5hihGcJV9+Eig3/YYHfeeNnEWF2Vtv4uEbA7hDJyrqVogBDBYLj3ljP5ej wIGg== X-Gm-Message-State: AOJu0Yyqt2yG7FyXvjboWYE7moSSx8t6+rO1A8j6OJ+WQ9Hd5NvUQav8 m2I+FG9bdnCYuoWtNgyr6euHfOvr1SRNsVN8bI44D9pwuPcF1u3IYqh3SYiReOIJrtwh8mVBc91 wfvTr X-Gm-Gg: Acq92OG9n/oW2bhRHP2Xccr5rrCN3bIIptOEbveGw1aqmizgLu6GwErEMzShvaOq2Pd fCWVtlItHERHhtb39/vaA9ZdruOgczI/PBwAGYzc3w503frlE7MwPcqiM4UNlZVCL1pkqeP1AoY 7vCEl/xUSl/vIjqvqvFPOKWL95DbL9AfrHTThzy1WvlWjrudrO3cnCpO23SJorcHKp8+gVHP+s5 1XoXokc5y5gYMdpIaerl/WlFDSYco9f9ALrXCZwF6PyozB/m/WEb7cFy21ozfdBYSEE8cgrSqoZ dV3G984PD6tiUb6a9dNoPNE8nWm1ywmMVStb+mthv9J/ATsl64Jmni064hQNLxVijdt1dWXQmEJ /wVqMHg+PjnjZrN/WTHLI7zbmRBA0x8iZfV0QTn72hJFPEhmMcRXc38C8A85noiLrVsdfmqKm/P N2I7oqzKhtUtUui7mEfvsqB6w6X9mEApJ7beOb7T9Gw3lcNBHCnjlTn4W1viJ4gJZ4snsHyUBe/ p3XuSYj+h8y4oHNvUuYliQ7elCVzWqBCybJgLENUFW4av9ngD0dc8WgxrjNmxK98D1n6+pyYnD9 zInQCHe4tg1tPpbmKeg55Aph0ou27v9MG3E= X-Received: by 2002:adf:e00b:0:20b0:45e:ec27:b4b0 with SMTP id ffacd0b85a97d-460306435femr4423966f8f.18.1780662009486; Fri, 05 Jun 2026 05:20:09 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:09 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 03/14] arm64: dts: st: add CAN1 support on stm32mp25 Date: Fri, 5 Jun 2026 14:18:14 +0200 Message-ID: <20260605121957.78409-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The controller is compliant with ISO 11898-1: 2015 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0. Signed-off-by: Dario Binacchi --- (no changes since v2) Changes in v2: - Add resets property to dts CAN node. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp253.dtsi b/arch/arm64/boot/dts/s= t/stm32mp253.dtsi index eeceb086252b..7e82f01fdc10 100644 --- a/arch/arm64/boot/dts/st/stm32mp253.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp253.dtsi @@ -43,6 +43,22 @@ &optee { }; =20 &rifsc { + m_can1: can@402d0000 { + compatible =3D "bosch,m_can"; + reg =3D <0x402d0000 0x400>, <0x40310000 0xd50>; + reg-names =3D "m_can", "message_ram"; + interrupts =3D , + ; + interrupt-names =3D "int0", "int1"; + clocks =3D <&rcc CK_BUS_FDCAN>, <&rcc CK_KER_FDCAN>; + clock-names =3D "hclk", "cclk"; + resets =3D <&rcc FDCAN_R>; + bosch,mram-cfg =3D <0x0 0 0 32 0 0 2 2>; + access-controllers =3D <&rifsc 56>; + power-domains =3D <&CLUSTER_PD>; + status =3D "disabled"; + }; + ethernet2: ethernet@482d0000 { compatible =3D "st,stm32mp25-dwmac", "snps,dwmac-5.20"; reg =3D <0x482d0000 0x4000>; --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 76F0D3290AD for ; Fri, 5 Jun 2026 12:20:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662015; cv=none; b=ds0DvnONvYEXGzwwamjMENTz02T0hQdeZZEDNa3+glMXKK+9K0RobRIt4tDdNSM3QxLkHPb4ZJpNSz6vIEkrmZXGybYp1lJtDHHuGE//+qiPEJKl9uuCmDqi+VieSex12SREavKT+/eU8IkirxKTZgB7aIw7AOPGAgvT2t1IXFY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662015; c=relaxed/simple; bh=97KY9yD7aJyeFaO9lx3/aKKgODbzwtq99a/1TuTW0pI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qG3CHh5FDPvv3K+YkhCOoQNJJ/6PQ9LZKmW0VotGx87vkBmrU3Qvc7ne79S+NhDd8wdUSrG6K+cBl9qS+FUgT845t0sv6BQ5yz3Xe41Iip7oxG3euzFWJH7alZGp+Mr2H+jTEv+zeEDkF3beBLhQWR2Kb+HjqHkFGVvEslwRwLY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=P0ZeMozn; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="P0ZeMozn" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-490aaeabdb4so11177475e9.1 for ; Fri, 05 Jun 2026 05:20:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662011; x=1781266811; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=p6RQlMNeIE75J/aKW5bH4o7BGOBdS+5uo3qC0b6eFZs=; b=P0ZeMoznLGa6Vtzls+qRbz/OlFAgQqW84Sbb9HbRoTH+UJ6SU0ZT6m0xz1f29E7Fwz 3oeN6RH9Xd+nwe75KEl+LeZDJHTkr+8gxYhnxgFXQrwhtgdedCKLtrlLp5O7+zkIzKgv l88PltDgLm5B/70O4CV+ZUpRDSdPA8JBl9uGQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662011; x=1781266811; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=p6RQlMNeIE75J/aKW5bH4o7BGOBdS+5uo3qC0b6eFZs=; b=k2bnQzqso1LP67ibh0VI6yV4GXHVtxlCFEB9MUi1e11qH6E73BTVISJqZoRyPlDLOo wtlevcbXOGHVp8X6IlAdx35ir3B12zEyNG6MXz13z80+CILXYNCJgCLy6JRMag+2Fwuy YDz71l0AlTSP9Tv3zfwtZLH3oFNP4zca6KZ85/OxEqeOXGz9hrMQm7MexH29KKNriuW1 WATIcTbaJw9ePPmuyTSceOW+9QwqqHojOnNOuZ2fDAdh+IA3DkN9QnE1IMyw8PBkoEpU Yp/yO9LVCp9emisxe9Zyv2+XQBRVitz5tAFeN5+eZQQ0rMGncOG4bQMb+0DGrgmWE8Yx EQsw== X-Gm-Message-State: AOJu0YwoFCmxtErv7jktD0j4hHXPNCGUtGH4af/CWGNYfnHIdpAS8ItF +w7jayd1J7tmpX8llELkc71PtbjiV67gNewcuUHahMVvSBPjPpdjpyDOKXNJzlZZmQw1vElPy30 2T9n4 X-Gm-Gg: Acq92OHGD/3RYlEkZMRtdGvS3JzyrvXmz6Auj+liGHq9xgRbOV2/5m3+aHlv6Xqlq1u +mZqMOWyNGMZ+rWMnLVRrV7nJyk0cb5uCGQREb+nsyFETDuP9zcDxhXbMaTh7Y8op+11V2ftMZj HrMYLTehhC+XqAMmd9BU2Qcr1jVjfbYSMOPj6jHeI6V8FeVo5G6IVhm+WzRQ5UBixNe5FbolZ/o QCAlkYhGK7wAPPYDtQ13LUWdW1iclQoTAkjN4evhNLp3sRfesAgI5Uqi5MqL71CvPrAZ6HphW1r u3GRxXTdMoVLoD17tkB1X6IgHbnHgIxw5LthpUuLjPXGE9VwOrv5vGEoShPn5fGkD+IO+ocX8cu FEeJGOlveruv+nABBf5P9IzGASOUXgwtFtLmtPKQMWhMt+UdKwjuNCihoxdJSUa6F0rZ/IQGARd cwsp5A8ginlIFNxLFYBtgkIXOHLsBmPUfyBuqUrDPo8orTzDmsESze+A6SNaBGEW2/3aYzM0PRR mcqu8dzLrfHmHD2u6MzGKGMNv3LGCvjdfSgYldPHLilkl2Y4EydW7YjldTr3gvnwlCLCkulI3Ir nLbwMj68sEbzY2Plp9F2nCEhZ+CL4w8/DBA= X-Received: by 2002:a05:600c:4e13:b0:490:bd1d:4732 with SMTP id 5b1f17b1804b1-490c25eea3bmr56648835e9.23.1780662011047; Fri, 05 Jun 2026 05:20:11 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:10 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 04/14] arm64: dts: st: add i2c1 pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:15 +0200 Message-ID: <20260605121957.78409-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the i2c1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 456ece7f8ebc..db485b9ed904 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -203,6 +203,25 @@ pins { }; }; =20 + /omit-if-no-ref/ + i2c1_pins_a: i2c1-0 { + pins { + pinmux =3D , /* I2C1_SCL */ + ; /* I2C1_SDA */ + bias-disable; + drive-open-drain; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + i2c1_sleep_pins_a: i2c1-sleep-0 { + pins { + pinmux =3D , /* I2C1_SCL */ + ; /* I2C1_SDA */ + }; + }; + /omit-if-no-ref/ i2c2_pins_a: i2c2-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5F4C12222AA for ; Fri, 5 Jun 2026 12:20:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662017; cv=none; b=Xy7DJEPQL1ABn1HPnMwRkPU28nxSyIsmEzGhRZLjfu0yF5oEMOJhfhTwSDI3p/WYzhRsrQW87n2k84vGwkUXjKRzZxKQFWtKuHNOApa00QsaK8zbcj3HEnUQ6ZfYbqR95kh0o0lf2oi3/h3H6GYD4N59B7Dieg+KSnnS0hEWrn0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662017; c=relaxed/simple; bh=mms02jd2Y08DdGXCELeBv310xtf56vpwiepMA7Ykwhg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=BUJi8qNjUR1tUDf3SKrbicqpSL2iUwSZX/R+UI4j/VoYPz5ew9s6axHX86yPmAnz2Xnp7oPBXojv60TRYCGyeykY3uyMLbXwknfbD0j5BHdIoVHj7SuxqI8SJOkIvZmyaazh4Cg88twVB9OPB/YUgVkaL8e5kXd6WVwcSUXdZYc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=ALCmHBaB; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="ALCmHBaB" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-45f3cf907ceso887551f8f.2 for ; Fri, 05 Jun 2026 05:20:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662013; x=1781266813; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UD2qTAkKIsCSLn6BgEV5Nc9NLwoB56XEwtzbqoJwN28=; b=ALCmHBaBm0r9S2Q/FpnOTL/Mx1V4C9nhZUopxUBs6uMeu9FfEoZRyxag0hACbNMWZ7 Tu80L9TPhE+EqvJwt0qlazQRFd6u2DakWdeY4vni7Rdq3ucdm30806npkrYCpFXQY/iY /dB0XRZBjCkvufmd5uHXHUo5Bc3KI0mv2htak= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662013; x=1781266813; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=UD2qTAkKIsCSLn6BgEV5Nc9NLwoB56XEwtzbqoJwN28=; b=rlz8DGz+ijOs82nNf6iryQf4FfXG3hrQtaPBcNPFzUd6XFWKOVqRyY93fMyugVtRwi YSgahMgPvJhh4beRXuiPXO5V9AiW4USJGO9MzsxWaHVZyk9x+P4a4YVhtcLa1JMjhVL4 J1fTwpfN/LDr0oqdPJkTAMKcOFK09TlywP2kg5PzZn+zLewvDTqCW1TA5M2H5aw22Hs2 SPQTWioWkTnuwA92FUVsOnGJPydbh4vCd+IAM5q3dMYjBF7s6MyQxEW5UfqvUok24ffk ocGCgdirMkFj1zBYtCIZuBs2NCVs8cX5r87cRkmIhOhW5Ir+sAXt5EpzY6kcqPCMZt9T Tauw== X-Gm-Message-State: AOJu0YwR12gj2jCdJrWjYMBB7DZtDMnfV6Tc43ztvkvLqc4A5hvi0FST QaqlxKcTuoRO2deS1MVPQYiUnqMnVN7NBMLatYDHVW6jIod7aQX7ce+c/i32j7v1jTpGXvcSEAD BQLo2 X-Gm-Gg: Acq92OFtibvNKfgadJhsPzYLJwTpRcCqDb/H//movPZzuxqcEdPdorA4XR+/xY4IDRF kSnIg8/ouc87vl4TKzJK/YC1c8N8Cel3WUlKuIB8s7pHdAogAfR2p16M90YqzPW0dzXObr4ik9r SYKO0RKmSChnjd+Hnq7Ll719AgyMVaFyLZ8E+sR7FYilVn/E/DUTLfP1X+WwiUa4scVqQxLakkv z/bYXy5u1mUwqr+BWi5wSDBzWC4bvXoTOcICI055MYcEX5YvgtA3F9qCPNh9WT5R2UnVoaMj27+ YlJCSpLMEfSynEczfjpjA/oxZqjDkpRIyPOQmQ5jlI4chh5UM1d9MKIsSW1FVvZhEh5OxoMZ63e XAhfmhbkLN6IK8nuPRqo+w5sNDUEo4+oEDIFj7dwS3o6dcnCELhFQAMKS5nx6hz38a61FEB4v9Y BFjHQXQeOUWo+sSimgUeUmxw0RNfgP437/NxYswuCShOd4tCccvLi3hBB6ai6PjcbWF25eZWdTY /KwhldlCxyBYntb+qd87/ZqtxDfuvtly3HU906sMtCInmVp7wk1SCKSkM/kuVh9VIEa+oq50aRQ LYW1jzqxFUK7peGy2hxKEnS1I8ViAXlwxI17RQiKTRFdGw== X-Received: by 2002:a05:6000:4029:b0:45e:f798:5531 with SMTP id ffacd0b85a97d-460306095b2mr6077813f8f.23.1780662012591; Fri, 05 Jun 2026 05:20:12 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:12 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 05/14] arm64: dts: st: add ltdc pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:16 +0200 Message-ID: <20260605121957.78409-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the LTDC pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index db485b9ed904..05bd07a0a561 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -260,6 +260,77 @@ pins { }; }; =20 + /omit-if-no-ref/ + ltdc_pins_a: ltdc-0 { + pins { + pinmux =3D , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + ltdc_sleep_pins_a: ltdc-sleep-0 { + pins { + pinmux =3D , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 234D5364021 for ; Fri, 5 Jun 2026 12:20:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662019; cv=none; b=ppBe//OYS0sxE3kUpHQbziyEsighuUAkA3XuBX/t2J+y22dkKmC+R6Y+2L9K+2TZOn3X8nZPC2/9pO5dAebN+8vrY1nL3MayMivPcMwZrmGsSalT2fUZANyNk0nN9OQPP7Fv9rTW4WCAJXdmo996VgF74VlURO867u8sVBBNfJs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662019; c=relaxed/simple; bh=J844s6CJDpVgbP/YQJjGJqkHKNJYIZ5Jgwd9Gtevtr8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Pk3ubeJ354Xezt0XLMD3gYIuFbgmb+uJ15+5bKcdy+XWNgq2yVGlGam2UOMKKSZPhwiaGR2Mrx8SpA12ac1ujPjKDXxj2CJIQHABxoOPqhpVrIqUIFlzZ28MoyFNQzNW09VCwIXYUgEbVJr9u2qt7TFziUr5UrgYrq8c23zuek8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=jbLicza7; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="jbLicza7" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-490af320e2aso21695825e9.2 for ; Fri, 05 Jun 2026 05:20:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662014; x=1781266814; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=S0e8wESPhIuGnKBPbF3YDifoYbOSIP99q8OpeirAYTs=; b=jbLicza71VAlHdAmXMdvXC88Opm+/Y6EKFJtRGnXVjiXxSMRpdorDo9QcoAcnClTaG ZgLYMPMgJQIc98CfR1vuOKFA7jwPG/CVh+fcaZ+SivQ/pW7MSwh8JZVK4mH4JdOKeBy2 Ilksl5EUJmzgzFXQoa08gj7gHfp89VZB72rkc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662014; x=1781266814; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=S0e8wESPhIuGnKBPbF3YDifoYbOSIP99q8OpeirAYTs=; b=LBg8qAPP6iOYnlmgfZhE7W0EpsmyuAp6amFNAfuR7tzbXCtT0nb+RL1l6i44VVCw8H PUU+2x0VGLQ9vwZq7iNx4KUJrvev0djSdyYvdwBQbnLc8/EejlrWshtZbo1YQdcO3Lap xkBtyMrOOLmSbY+UNmurzPTsxs5ia0DMHppdgvQKPwAIzDgT0xBa8jW2ZVlOdZReRmiM 2mmnDMRb43vT1Zi3FQvM4xI8fH6ZuSjAlmq6jhCy33jEpc9DX57QmaH5atMDCvCcSA3X Kf0ahaQGsGr55rb/1H68aYTxGNOqlcZYCNGklq+pZACJCF055viqOj1h7w04oTUC+1RB NjMQ== X-Gm-Message-State: AOJu0Ywfl8jXhoXzMnHQCFZtjWPUa/BCeskqvvONg6LuI9i/UMhig7BF ZzXV3anFqWqNxllbqcg5gvzyo15pDM3uxfjQSL0suQMPyNe24Drgc5ZSyvQAgAHYhRZozLafvD1 LCIKy X-Gm-Gg: Acq92OGXJotGgeQXx1aqfbMTKDV15r3vZJ9Vyh184wuBMC+D5NQJ8YmZMRHNPaS1AEy POD+YbjCHgkxPSoM9OWnjsyu6VH00XtJ5sKTbFXT/zlmfBmwXD7P122s5d6V53UBLZ9tTXy0w9k dJ4rqw8RHtaIUJ9EVGlRXe4sUz0V+OU+okYo/vL3Hy0ZZPwQAf1b9DMt9SAwrU2Jy8tIjZbGMRc Txw3dIyFNmVX6AWK6OilvAygpkUyX0hw7kt0ENkNTL3Iw9I9sQuHxMMLrHKh9w7onq+XO+cBbwa mt8aGYadvWzUWLRDmZppZvookOjg2TawWxzPxXofmuNGxsxbVUI4P4gBrmIyZedm8GMAcfUEP4a DPmwaU9V9K3mL68aD4Sr3vDSp345DhcrxZoaQeg0i3JYqITkcl2t5g3Nbkjo0eNIY5nXveMkhhY IBOX+Yj24jqccvPzjaCPGFGZ/1Rt0rjRAGOpCkk2y0PxIVochq+7+Fz9q2wPYDOEHZCy+H+FNeg PPGTArEfbTaS13l2rsbBgma3AdT4UZzfTQVOPUSMzaZmBixwtGwZAHtTM0/hgboJlhpT+sSzbMN dSX0qsWEiCJP65HDAeVG9zu4cutrr8t7SY/B08vu0Mz/jg== X-Received: by 2002:a05:600c:358d:b0:490:958f:2a5e with SMTP id 5b1f17b1804b1-490c25b22d7mr59154005e9.13.1780662014287; Fri, 05 Jun 2026 05:20:14 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:13 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 06/14] arm64: dts: st: add can1 pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:17 +0200 Message-ID: <20260605121957.78409-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the can1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 22 +++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 05bd07a0a561..4be01a6574c7 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -331,6 +331,28 @@ pins { }; }; =20 + /omit-if-no-ref/ + m_can1_pins_a: m-can1-0 { + pins1 { + pinmux =3D ; /* CAN1_TX */ + slew-rate =3D <1>; + drive-push-pull; + bias-disable; + }; + pins2 { + pinmux =3D ; /* CAN1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + m_can1_sleep_pins_a: m-can1-sleep-0 { + pins { + pinmux =3D , /* CAN1_TX */ + ; /* CAN1_RX */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A486E37F74A for ; Fri, 5 Jun 2026 12:20:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662019; cv=none; b=jgEdepN4QAIe4Cd7O39RbxFQjOmC16B5msTCgSE4BXhipPEVBlWetoMkaKMZd2p+HP87+NB/ES2PS3RRPRMfaZiFACs4ijl9PZQEfNfG1MjiPxMBVm7cRX8+aUdqgJDq50PVyBEk+//5M2/PK+w1e0pcNFWfNB2hwI35VPexycc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662019; c=relaxed/simple; bh=6zuYDkkbdS7/04DL+lA+SktZDCLWIJ6OBZecU/rAVa0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hSFaDAAtdGRqK9/kACNr9+siuNTOMBuK/GopHpefJwHRbEwt0PMVnoH/sCCq8gmqOsM+HwN+Lg3WgtcYmOmW6hIBAO1fbxHxRCPhiI6LKjLGiM25tY9RXWESjNzjTYPuXjPe4Xqq8GlTsWzAGROyL2SDpkp6Y1rpTuNteNAuOgQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=epIELs2J; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="epIELs2J" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-490be03d47bso15290275e9.0 for ; Fri, 05 Jun 2026 05:20:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662016; x=1781266816; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=RQ9iUdpaW/UgRLg2/BpFwjAvwsUvVTg65Q7BjB387tg=; b=epIELs2JlXVlRuC/XAfc1Je/nwbjrlIlP3oyvVRkTeCCSMSXJResMf44AtlaS42ZVA AGk++SNn3X+2ckulsuSyKqjRTa3HVa02MGxfoplT53CKMVhgI2T8PKoRSaPMAVkcytSj FXKCifVxN9yhdomy0T8uANU2QXVdXTGUct8gY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662016; x=1781266816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=RQ9iUdpaW/UgRLg2/BpFwjAvwsUvVTg65Q7BjB387tg=; b=TPuZsv/AaUk08p55ma5iiQ2+smOKyLS9bZuiBsjnzkMOXutkdfmG4klZUAhUZwPZ3w YyoCDubsE3SUpWp+s4JgW2y1jNLqheRcVT4bDgAjhN3hbOT6SPv3o5wvCNBLVUEqsoXh DoOBU+pXYVYZC617vS2BFSWotYR8AhOF6e5q+i+Kt7yF7RA7RBFbR4euPaWDQZJHnEX1 haoYPS1SWloJkv1K67wz0j6Iz3WTFzT8OTpXW5xdpb8W2tO+Y+HeeZAAz5lOvT6R4QBw wLa1K0yGj3xGP+g7yHfLuMGPaVimWtrQ7ut3P7NP6FYG1FRmOaumfDfXNRWV3RbxTIc2 WE2A== X-Gm-Message-State: AOJu0Yxxa1yJcEzRw2bsaJ2uYCG29OtwbLR+AJrSm6D30ybAG8Bmo3uK sng3wRdKIgTyTvYxJOGH8YHYXHzRIAuCNwnx7OgmnQGZXj6qx9fH7UIyrNiJzuHYpavxH2v69ZV Tpx+S X-Gm-Gg: Acq92OEUJdC15lSxM5gVJvdS6IUN/y5vH7rH9i5E7EezxHX77LBQ/ovNZ5N/vpy3zBE hl5bhp8r3PV+sOKLTZP8bSi3Eont/7n35Mx3EY1R4cbTIy2ttY8xESR+mIxaMRB0fPCOkQ0HEmM 1y5bwtEm1YQt5oZLGOXr+5g7m051zIsTyXw41pyc+niGggS9rcQpAWd5HMc7OjXjMS43P6tbM2k 5hGzmCpCwvj6iHhzapRUt15KhtY8+lJkhnUhDmJ6XBKdNqd4+4YnuPqD6/tyV22LfS9EV52TRt5 315ixnnMzXuDM1g3Dg/17/ES7ZvqMJYwDKWVh1z25bl2qsNHAQYy6e0GWUHaN8AB5OXRKz+3R92 tNb7I0QdXt1zkfk8aSOZ/bAfOYJwiSKV9cJWorfrwMTKxYag9blxMtBIDaRV/mLgUMf7KlvSt1b bZSTIVrghnMYa0JABve0T5FR/ITQkYWgYro3onZy3ssxc7Z89ciCANeO3n6FcP5sQKgfxJYtmog OOIf2GSDKWrHx7YIYZeuI+uRR2jOh8YysMVjrHwVBALs3U+9BpdAmxgK7FdoX4QN2YAX2OlLpix cqpKEqc6zm2NMyGUJvnAW9ev0rWXKbfvzSg= X-Received: by 2002:a05:600c:1d12:b0:490:afc5:f95d with SMTP id 5b1f17b1804b1-490c2602bdfmr52692865e9.29.1780662015953; Fri, 05 Jun 2026 05:20:15 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:15 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 07/14] arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:18 +0200 Message-ID: <20260605121957.78409-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the pwm2 and pwm4 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 34 +++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 4be01a6574c7..eab8ebe71660 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -433,6 +433,23 @@ pins { }; }; =20 + /omit-if-no-ref/ + pwm2_pins_a: pwm2-0 { + pins { + pinmux =3D ; /* TIM2_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + pwm2_sleep_pins_a: pwm2-sleep-0 { + pins { + pinmux =3D ; /* TIM2_CH1 */ + }; + }; + /omit-if-no-ref/ pwm3_pins_a: pwm3-0 { pins { @@ -450,6 +467,23 @@ pins { }; }; =20 + /omit-if-no-ref/ + pwm4_pins_a: pwm4-0 { + pins { + pinmux =3D ; /* TIM4_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + pwm4_sleep_pins_a: pwm4-sleep-0 { + pins { + pinmux =3D ; /* TIM4_CH1 */ + }; + }; + /omit-if-no-ref/ pwm8_pins_a: pwm8-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2127D3264D7 for ; Fri, 5 Jun 2026 12:20:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662020; cv=none; b=bV+c5J2ish4cTKxc9SHern6VnI8NfUiWpVZH5vXBNs21vbVQ23cIC85NW6HUiBi/L5W3QgScOvYzoGPc6CoBqQpXT9/76mhVrdmC57WNDzlTR0TED60kFS0Jb556hGU/5/JVC4jMU1MWd4lfTzE5JCOjEQC6a9UftX5HvfkPC18= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662020; c=relaxed/simple; bh=smK0LMyu8EXiOot7ocNTu7szAih1Fd4nfquSIb6ZAtE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tV3PMsqXBcRBO6pID/gxn7dMQ2jqgkl2u/zcf5uHLhRLoozx0J9Yakpp2hsUlmictjjsS1/afvHTA8AYbWSqjuDc3HvDXLk65DljjE1aZ+ogXjYUZ7mu1Ql25vIO9lPvFsc/qLT+qEoSQVL8o2GcS2dQp6OQ8qXMdaMy7Lmub1Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=SPFeynmE; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="SPFeynmE" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-45ef29c5561so1050791f8f.0 for ; Fri, 05 Jun 2026 05:20:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662017; x=1781266817; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DRVbzjeKV1ymytOpSDZJEn1esg8I6P0sJ/LROeeCjqc=; b=SPFeynmEIZHojRtCB4fPYvOgzon4G9iiZo51aJswhUyA4ROKrePhCpgyoI2x200WPU vBsOPPItVZ4dvmkLZ9fNP1QnR5azdy62qPfMRETt8A6L5+jUgsgOsbN5cjIC7vMeHfUm 7uvm2yNCGigSQz5KkFC7pbQkY7u1V7O5JCi3w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662017; x=1781266817; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=DRVbzjeKV1ymytOpSDZJEn1esg8I6P0sJ/LROeeCjqc=; b=gX6emySC0bg07uH5+1sJiGdo/vrnmT6EatW6LU9brZRL1KY5/OvO270OQmtUktCei6 fHmr2Y/a+b85Xae+0B9dSReWWKii72IOSOyFbkRBpk9+IdAXPzy7SzP57hWdURwcKDTy RdoMjSenaEROh2HVpJ8PlL/zJLr3F0P48/zB+bAxzI0G8zuv/3bSZSnoZ3kMxMDS8KIB tSTzXwSGjjkT4CXn/1gkTAyYYgkdjhMtXGbEQa/3CivKBfiFGPb2pv2zNhde3A1m/IfU z/iH/U2tdDGrO394pEBStQXub5KeXbRE+K9UCj+zWV3L0iC1DEbhdAqlxG6Fa+O6rm86 xCwA== X-Gm-Message-State: AOJu0Ywhjm8lmrDrxzBFKwPRD3WcIxMU0aMfu3o7jYAKObVcxVSJVsin zcYYA2MLB9jAlN/9zHDjD8XsdLTsSzD8ihUsvv+fxzcF72Hze/XuGaPCR3d/ERKVWq2HyXvZxnu cLdtC X-Gm-Gg: Acq92OEN4pJ7lufHIDHzNHjErxi9/qEs4JiFL5GOBRnDMrPttlyq2cXn7n/mU+S4ipY XfywSucjwfGugpzuJLJmPxCWn3SmJ7A2NO4xPslvI0PM/wkN9BOwg9sXo1iHR0f1TLKzmx/hPC3 z5lsOKQtID9Vdnd/92LIz9pGerAsQpbq3mbwnDUN5EBDU7q+MnKXMl4b2b4oP4Ns/xhnmFNmulP TNHWMFjU2uq1ZNOhzOOISqdA2fK54bQPrdBFquaYsxR/aO0IBfwpdLA2NN0eO1wembg9KJK8a7G Yom+nMYYa5H0R0BcA2scq0p1Nw049vyJYoSg2ETwGZWOyllpsb/dtFaEX9UWCNvSNtf+4nInqOV WQ6Ws6BixXfl3+nvL8sCpEP7yyhlX3CWL/XDTUr/5tIsh1DUV7lljxYj42/y+A5ZAiBFRq2ioDk hZZJPNWv0vPAUWIY0+fTuYudQWDVtOfmC0lbB5RHm2OhvheS01WW866B0WTmnJSY6edIjGKH5BK KZNcm6Oqmnt5OxiIm9Y8gqs3xVJvpzRSk+MLlsOQsGMNuZ7TWn43Fy7mey15b+0uYn/u3GhiIBE /C0RIuW59ysIXoNIkvT0k6skOId0TZAadpo= X-Received: by 2002:a05:6000:b82:b0:460:1301:dec8 with SMTP id ffacd0b85a97d-460302dc4a8mr3890971f8f.3.1780662017493; Fri, 05 Jun 2026 05:20:17 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:17 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 08/14] arm64: dts: st: add sai1 pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:19 +0200 Message-ID: <20260605121957.78409-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the sai1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index eab8ebe71660..ab1e62cf2bfc 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -520,6 +520,51 @@ pins { }; }; =20 + /omit-if-no-ref/ + sai1a_pins_a: sai1a-0 { + pins1 { + pinmux =3D , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + ; /* SAI1_SCK_A */ + bias-disable; + drive-push-pull; + slew-rate =3D <1>; + }; + pins2 { + pinmux =3D ; /* SAI1_MCLK_A */ + bias-disable; + drive-push-pull; + slew-rate =3D <2>; + }; + }; + + /omit-if-no-ref/ + sai1a_sleep_pins_a: sai1a-sleep-0 { + pins { + pinmux =3D , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + , /* SAI1_SCK_A */ + ; /* SAI1_MCLK_A */ + }; + }; + + /omit-if-no-ref/ + sai1b_pins_a: sai1b-0 { + pins { + pinmux =3D ; /* SAI1_SD_B */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + sai1b_sleep_pins_a: sai1b-sleep-0 { + pins { + pinmux =3D ; /* SAI1_SD_B */ + }; + }; + /omit-if-no-ref/ sdmmc1_b4_pins_a: sdmmc1-b4-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B5FC8399377 for ; Fri, 5 Jun 2026 12:20:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662022; cv=none; b=XDsxK66sdPRb9KlEd60xwZHhxO7WAkkXQ91I8cux+PvqtPTHzN/aEUeRvP7YIbdMPOaBTGErWdhNNP+uS6Gy/WuqALIVIBKMzpGaKFQDVgQA4EzrcBCd24FuBtGT/vSuylw2YP2jIWdZQTdSz6cl2CzjH33GkRHmHGfK9wcyL5s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662022; c=relaxed/simple; bh=0CbxIVBYXVwiSrXOvX8E9FYo1CJPet4hsL45pHulX6k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=WdnLn9/iyf4fv41Z/POqCXvv6ldz4k7iqk9YVniWQwJl1j5t/7wnpKyzOGteFPX4cV4qr6BAMrp2RO1U2q6L1n0HInXkzupBfMgBnU9vXJ0LhceC7QVZPov5OYVqqXZEMRGc8h+5OJVyFUKG/hUCOSG7JFCp0p0WSWrMdlWBoVM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=f1bORnyX; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="f1bORnyX" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-45ef779c1c2so1274006f8f.1 for ; Fri, 05 Jun 2026 05:20:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662019; x=1781266819; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kXBts3WbuCXiU0EHch1WC7B0zhmdg6BYHc3PSPue6D4=; b=f1bORnyX2PqO66RfUWM9rUXW81sdtYnTOuvSOSyGzPyUMGqDjehjjhgkz6hi8hVViR 1EV+CtxuInD2UZIQ2wpWFogR3ymawi2zTarZWuI6H/BZUGjb1Q2GA2LtXtMXgdZKDMhH QX5QmijHRFYHBp/pu5Q92Ijzxk/bxtNAQrg0k= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662019; x=1781266819; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=kXBts3WbuCXiU0EHch1WC7B0zhmdg6BYHc3PSPue6D4=; b=KaCY+FVCApH4/zM6/N5DonHhhmqZaaLJ/zJ6MGUNYDfIu+d0pJJFvtz+QWVpYsG4vX fVM1dC3hMRrObyJKfXfTM0eUysp4KmkX1Lz6mV9J7rfpw8ktr50WQkxX6jrj+EUN7NgZ zNaW19ETDXHr+w2Q64NeJWClwnttRZviz76L9iFZR7+yvCC0tkPJpppUnJghA0O9Qisg ZxTc/B3HIP5DmM+AqXuFykfXViE6jI9i7y2TPa9UyaU0DjEQ8Kl6ybdkNKTvjq8YbdLZ QMC5SrKSDjzQr/bTRKq3YibaSgMi8tJDHRSJ8bq5GF5ZQz4aIRSEMjp6mqJWgNB9OGrT y9ow== X-Gm-Message-State: AOJu0YyOfQNArDtsnepib2/D62BjPFKPmdEcsIbi0V7rkJqfnGO1NS2U TQxydW4G5sEPPY/QrR7o/xqjf47K3QKIwSTURhJ653gMY0uIduSMPMVO3iDIewVnlELSZFw8ju6 B2YMy X-Gm-Gg: Acq92OFWcDV0KviMhYlQTCVgGOZ66/CIokAyW//RQcf3sg/pQDwBiTXWW+X8JlZBK20 Av+QPU/umXBvweGl/0UPeeNuVx5ONl4Tip2oya4S/3Eu0C8sTthhAz8mg6PsgAgas4k12rLDjr1 THv0R3K6SuebiRzkKjRGr/m94bHy4u21/RP/0JX4L5zDtX7otHaVlnF3GgIGKdrRkVJRuFdQGv7 rqfE+XJfLw0+Vh0QZA7Bgb0pa3r/CYK32tOPJWnppsX2RVZ3UwBe7XVwUF1/W7VUB5xrTVQhizG qdjOX5Sk3tXKdEWERajbG+SCBM3pUbWfxdvsO+Bf4sLxD9ekuzgonhzjVb16b1goppY3w/09mdr RgQiQGUL+5S8lSIBjELlHfDY2Q7hHw1m/ajDMqjWqYvDw4FO+Yhn5bz9ytuHDgv7n5sViqWJG74 xilwAGmReAmyDf/XZWxntUs6u0OMty28TDvCKt5m4BsJVZalWpY0V3obfwe/+Iniesku2CytiOF FUqN45mdvhwhqRcGmdYZrNRISLyirr8EaSfTXAozzxvPQfrWEb1HHcRTIt+t4nf21xXlc4HSDHY ROvaaWJe8oQb9js+NrQk674ZBeaJJ7wdPFo= X-Received: by 2002:adf:f30c:0:b0:45e:ec17:430a with SMTP id ffacd0b85a97d-460304f9ff6mr4772692f8f.11.1780662019076; Fri, 05 Jun 2026 05:20:19 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:18 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 09/14] arm64: dts: st: add sdmmc2 pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:20 +0200 Message-ID: <20260605121957.78409-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the sdmmc2 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 80 +++++++++++++++++++ 1 file changed, 80 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index ab1e62cf2bfc..62f898a55d45 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -622,6 +622,86 @@ pins { }; }; =20 + /omit-if-no-ref/ + sdmmc2_b4_pins_a: sdmmc2-b4-0 { + pins1 { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + , /* SDMMC2_D3 */ + ; /* SDMMC2_CMD */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + pins2 { + pinmux =3D ; /* SDMMC2_CK */ + slew-rate =3D <2>; + drive-push-pull; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 { + pins1 { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + ; /* SDMMC2_D3 */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + pins2 { + pinmux =3D ; /* SDMMC2_CK */ + slew-rate =3D <2>; + drive-push-pull; + bias-pull-up; + }; + pins3 { + pinmux =3D ; /* SDMMC2_CMD */ + slew-rate =3D <1>; + drive-open-drain; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 { + pins { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + , /* SDMMC2_D3 */ + , /* SDMMC2_CK */ + ; /* SDMMC2_CMD */ + }; + }; + + /omit-if-no-ref/ + sdmmc2_d47_pins_a: sdmmc2-d47-0 { + pins { + pinmux =3D , /* SDMMC2_D4 */ + , /* SDMMC2_D5 */ + , /* SDMMC2_D6 */ + ; /* SDMMC2_D7 */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_d47_sleep_pins_a: sdmmc2-d47-sleep-0 { + pins { + pinmux =3D , /* SDMMC2_D4 */ + , /* SDMMC2_D5 */ + , /* SDMMC2_D6 */ + ; /* SDMMC2_D7 */ + }; + }; + /omit-if-no-ref/ spi3_pins_a: spi3-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5FD003B19C6 for ; Fri, 5 Jun 2026 12:20:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662023; cv=none; b=Slm+RULo6ihAsNLv3ffTkcTboEjI3QYvT1vu4YqgLJ3qq8tAmeABu4KK0YS0zfZFX70tml6JpnVuf2fE7nNe/kFm4Q20fgFkNtiKkSiTp5AYZSt4sb1+bZU8Cw1rUOKZvn1L2iSxXHwV6WzNZ1fVbSRwK7qQU5VyguPnoTNYl7Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662023; c=relaxed/simple; bh=xm9o/8BeY4wIz/OiA0rY2K8FPUtC6PGvOrywQYvKq+w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Ro6WMXpG1ZKzLfdUkJqQyLE0RIaskM1E9Kus5gVWd38zZBp0AbQR/W/rkLiUbx3yPsRqvveVZDYAEXV9uMDehxHpF4leJb7+OHlWh/ZGqA9J0AAMeOgWJhhdcWdgbYQ47hymFer0PipdZx4VkmDdJJ2sod58I/ZgnEe1NN79sY4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=op+23UVT; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="op+23UVT" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-4600cbb06deso1028101f8f.1 for ; Fri, 05 Jun 2026 05:20:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662021; x=1781266821; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rQ4ASpkWIwpAgEFSrqIIvG0Nmxdm6HTzVKFF+4kwu28=; b=op+23UVTc1Dp73ByS5T72OtxP2C1HsXj52hdFgqZLEtph2BaRMumCw6Wp1PZjlMDN3 4NR4R3cRmoAH9qKzzMX7nxUCgbPkFP1WTWyscJmg3mZqlNg19yc8Xsd19uNjbltozNs8 klje/HlNzB86GdhPO0xXQU6r3NPDAEA7xuj1c= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662021; x=1781266821; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=rQ4ASpkWIwpAgEFSrqIIvG0Nmxdm6HTzVKFF+4kwu28=; b=Woacl3B3IYEWZQnuutvbSrODp3x092OR3w3DCqgQUKsCzT+tJ3K4PghnP82Mf63S2a 99MYLhkiCdCHPI1DbgxUD86AzMaGNIXJKAfrgR0QPEjVcYe99NZIkOTli9F6rhxDtsJB JX7+N+1JHa2m9HU+gvfg5phfK5TLZqv4rmwRtu/JUxbUwCIz1RFRL2AQqXT5CXSVpy3d rvhyxNrB7vaXKZQ5+c59BZxRLZJAzZddNWddQRlg8KBFFa8RPiYvJeAi1U5j1FKE2TtP BCwIc++lmvmYMVBh1YfBv3/qPS5y2C+NSr2D6kGqNZL9RoW/AivNMaa9ocuLZuGSZEap S/FA== X-Gm-Message-State: AOJu0Yyek6KD/nbSXrG8Ch3go5VdgU4tL+W/HsHF+uygIj69eYfn9yxV jj4XVRlaEzP/uk5XDBFtFTGlOkvUXW3a2va14wbTVKScVKMvmcZCnYIgGAEotE1zHek6ghpZOOv Khzi4 X-Gm-Gg: Acq92OFdrvq4RSBdqWKqyEXJmUbtXAzSSxVf4puAZ74wkOW2YHm9Z2GmSMSNaEzElT/ d0JX2R3S0nsG5gAt5I6RgkUzlbAZCOp9oyen8Xy23vOWIbkPXvjI7IGD18EY1qzl312boSwAPag jZP9YYKZGa0fXqiltQfQtIBIDtri8Gbc6g78W9WgGwZTMpFikWwQ+7pD7EItXyEkErURI92Fpek vrPJqkgY6UvL2JjhpQG8njJHunE+4zw/KeU3PSG3aR70rRdr7Pi3CW+5my0whd8QaFSnbh0HmNF Wd0EnfjYnqX4RyFfipYagJffrFDUkGjtsOTREeRz4UmJ3t2kHn+BmPuz9DN84TI6cSevcM7L3XA Tee5HxQRgMuIsI+2C7c+mcO8ndV66wdrxhN7eXOFqKnOyzsZA/kFErEuSto0jAM0ERMkDLiWyz1 7dtVCSE2Lyp0IRpksx4hbRmjzNX/7QSPBohYynuA5OIt0rpwMChgR4Cp9InKkOeU8Zl8bB1bFCw j/n8XsxfuOnik9SWiwwSFg/+dE4x5f9kQzrZgWT14Rkio4deqQYl7nGVNn8/HEzUbOi4QlZs9PL 594ZppktbmfjFii6/W54fOETbrF4TD9Df0PQEsLNZYfzFw== X-Received: by 2002:a05:6000:220f:b0:45e:8526:7dcb with SMTP id ffacd0b85a97d-46032b7355amr3795497f8f.7.1780662020749; Fri, 05 Jun 2026 05:20:20 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:20 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 10/14] arm64: dts: st: add spi1 pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:21 +0200 Message-ID: <20260605121957.78409-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the spi1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 62f898a55d45..46c5197dcd63 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -702,6 +702,30 @@ pins { }; }; =20 + /omit-if-no-ref/ + spi1_pins_a: spi1-0 { + pins1 { + pinmux =3D , /* SPI1_SCK */ + ; /* SPI1_MOSI */ + drive-push-pull; + bias-disable; + slew-rate =3D <1>; + }; + pins2 { + pinmux =3D ; /* SPI1_MISO */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + spi1_sleep_pins_a: spi1-sleep-0 { + pins1 { + pinmux =3D , /* SPI1_SCK */ + , /* SPI1_MOSI */ + ; /* SPI1_MISO */ + }; + }; + /omit-if-no-ref/ spi3_pins_a: spi3-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CBFCB3C3795 for ; Fri, 5 Jun 2026 12:20:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662025; cv=none; b=MWyjPiUj/oPFhDhv02Mnd6UfitLn6JHOKk4/mSYgk0aBackFbzeoZyoR5QcTO7OaHlITZk2XmmdS5F5ihukEkGIJpgItzAjIkkZ/hIQ8SrINw8CtlDLt0XrM+5jmwIwVLv6NZBmKqBkAj4NHlo3Baph/PRc61EUEcKB43mgoNjc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662025; c=relaxed/simple; bh=H4l2qG+pGEJgFcb/52U52UrJQhd3/X4OF9BCeqi+O+w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LQc7Uu9S2CpvXV+9jEqStuyzDjROqy18f2NvkgJTdpu9vdQq8KC9cF8TuQrj4fHrykNpHTa6sdTT+UbOzh4c/zqR5qq7+h57V5skFwd8lapz1XqeRsaK4sHdek4wmAl4UxKQxe7jz702spq1+MqAGzhSxshAEeU9vOpAWZ96S88= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=noL1YHEQ; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="noL1YHEQ" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-4600cbb06deso1028117f8f.1 for ; Fri, 05 Jun 2026 05:20:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662022; x=1781266822; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2Cmtnz5uL0NhcEWKME+3YqiQ1Tn3C+OdDm6ovZMriaw=; b=noL1YHEQyGh1uZQQyo2CmtOtum2qbN38YDYHYlb/b7kr3u9uUCsWGw1RWwjio0ZF2W Qc+5uAAejPbUqo8xBR6dJjosDnYMJoT6CWjHfksyHSb0wbkgvJlqcOSGgknl6IY7fFXT 4Us7X0/t5aViiEBCYJ7veK5qp0Gxsyh43TFfU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662022; x=1781266822; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=2Cmtnz5uL0NhcEWKME+3YqiQ1Tn3C+OdDm6ovZMriaw=; b=VBRcaJ+4Ad8PvQ+Ipv0Eg6w3WqJdH8r2dY8tNu43heEmLfYqlIP0lT9ImQDyESJO87 GVzX9eOrf+4OCWbVLYBxPzsuJNVWhHkR0jpxOpRyxkWE8ro1G7mm+AtkHR3A+dc2r1k3 yg8oRygh4mg4hf8athAixe4UslypB7NdV79iie/EdiAL//smUDOuiqo5HN6jDDqf70IQ tXPlk7w7hxsmR7+i8vBkryYn9co8kRyIdbYrn4dcMCbNXGN53KJjo0awCyx+zXiZkoro GxXJVqkvTvaZo1Vz1y2A02u5/ms50wfGWY/iyFkDfDeBwRLb1CCMzyQz1lEQxm4J4h6K skbg== X-Gm-Message-State: AOJu0YwGzYC5H0vMmB7X/+jBx+GDWLuuvOdOsr++1+95FHjJsHGH/Jvw d+GJqQMDHUpLsWPg9PrHEItN9L8LAMRcsqwrsRbPcLbBZ3FmKq7mKmgyhsyY20/00r4yu0Hublg qByTf X-Gm-Gg: Acq92OE/7piza7hKfBnWR+m1OlEXA9XFcm+0C3+jWJahxiOVWeQ6v62s3jzSZXrg3z0 tREC533HZ/0IX0b+SZ9sNikqQaRAQiE/yoseGlBNugKqZCrfBfqsv5yMXG4LbmGLXXUWfaSedHO Nr8ayjPZ4xpkq+anetZAHEfVCjxweuU4SjKOnACyzgvUCOG1HsCgMU1NuUswaVAnbOp1E6X4gHi 28ppt6PJBxbrg7GQrrPjVSH6pUlz6C9IKkiq8kF97qnFawQaF68/8y6of3XKuC7BdKLOZgFyPTn /1L6q2dyzH1VVKzdref5BX61tPhDxIWWnnijOKNg6I5y20Vl9dV2rJGCmFBk1gFErK2xRF7uOFX z8Kr3E2TjKMD2xZ1vti1065KfzVY5GTjkpcB6JBi5Ftjtf/OX5+BrOhoKLJ68M6QBhL+BABHmGD 9wWLQl0AhGvmqBB/r07GZyA1ve+FR+2YkdrDypaB+NBPQ4CQ2Q9c2o987nVhS1sJI3rUpsesXlQ lL+TjLRJWSXBPoozmNvhhj6nLjQyzvjM+/Ty06w4+vb9bf4wroC+gV8O/WSpF2uwUl7AvHQHV+1 WshxWJHlRHgs5r/ZTKHCGm18QoC2zjkgPNM= X-Received: by 2002:a05:6000:240e:b0:45e:e936:5e30 with SMTP id ffacd0b85a97d-46032b71108mr3975460f8f.6.1780662022224; Fri, 05 Jun 2026 05:20:22 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:21 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 11/14] arm64: dts: st: add usart1 pins for stm32mp25 Date: Fri, 5 Jun 2026 14:18:22 +0200 Message-ID: <20260605121957.78409-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the usart1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 33 +++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 46c5197dcd63..a72c458b2c6e 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -766,6 +766,39 @@ pins { }; }; =20 + /omit-if-no-ref/ + usart1_pins_b: usart1-1 { + pins1 { + pinmux =3D ; /* USART1_TX */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + pins2 { + pinmux =3D ; /* USART1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + usart1_idle_pins_b: usart1-idle-1 { + pins1 { + pinmux =3D ; /* USART1_TX */ + }; + pins2 { + pinmux =3D ; /* USART1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + usart1_sleep_pins_b: usart1-sleep-1 { + pins { + pinmux =3D , /* USART1_TX */ + ; /* USART1_RX */ + }; + }; + /omit-if-no-ref/ usart2_pins_a: usart2-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5348F3CF057 for ; Fri, 5 Jun 2026 12:20:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662027; cv=none; b=JeaZxteMGc8nnsT8WU+bZEiyfpfZBoWnmpIZi4/NVsnVTNjRXIh4FimBCD7+w5pCmNBHCTt2yUtpOLbVblZNpBQmq9XqAD6ITkVcw1obELXIGnEnNdWnhEj0N05sZpW1Qe0zKGduUy0T1Vnx2BmZWoQwfBl4KuZPOiezn1LLPYY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662027; c=relaxed/simple; bh=nrUmNmS2cqNUpeioG1YefNM9DTR1Z5DYJiGiTJGLt4k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pUyvGj4t6lH9EEuxP00s9k88MRA0RYao9OzGJpqGj6LrEHqnJQiCXChstmh0IV9os3oqOfHhAAWgIw3j4FS+I60PWh1TXHm5Nv/QohNF+45spDqRowrpl+fEA7g6DGcowKhO0mZPKl7m5MR11pskWfoE+upuEJljo6FRhP5NdT0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=LyyP2WTo; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="LyyP2WTo" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-490b9318997so13773515e9.2 for ; Fri, 05 Jun 2026 05:20:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662024; x=1781266824; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GanFEAB/EXFN18ke4KMogfaho+mkfI6VO/zTEp1k31k=; b=LyyP2WTob/LQ9YNkEJd9nu/zE3paTf/E5OcbFP703UMnClxEpp8H31blzd7k219Zp+ /J9WpWIvX3M/a62GlH4qPpKasX0EXiEDf0btP5nhffBV6A2yPPG2zv4tHSqb8RwS/g+C LZVzJBAbOQZbvMu+NnKcTGI7mTpnvgfP/yaHI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662024; x=1781266824; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=GanFEAB/EXFN18ke4KMogfaho+mkfI6VO/zTEp1k31k=; b=czAIwevlkdvC2WjD3A1hFYFUtlnu28RuroUyta5vZ+ELkAgtVXrQtebo1NmhePVyGk 8O6ncFDsjJLJuB2Pzr6mExrdLzOKhR+N4cwAuvaAoifSdW/XlppEWToGWca538NcX4Qk oJBPAdntRvg6mKnhf/syW52kXmXXJhNvdwLmhtUUPOYAb2j9VoLdPU4GXVQ6pkT6Hz1G mKgfiaNxnzVkmvORnQz/azFh60CCehgl8/Iwno+8RLn85PHn5dw3wlMc6SRtfUA9PQeR 30hkJOB5nEJ772TbfTkDLPUxMN+QqtWv6JJL7fMtQsyQAIIQOxHGA2O6YSgl82HakfPI mxkg== X-Gm-Message-State: AOJu0YwSld9edk/6LxcGB4OKTQ5ktgpAkDcdSWtbkoTX2FtB1WqyioZH /zhaYcgr4D4sVfTSOCu1j680SVbWdpYDZUXCCqmnEpE/DoQxS0IDSzGNwlaC34kNgQ/nlK0uko8 UylrF X-Gm-Gg: Acq92OEcaizdXkBobapqLiETDuzgKcM7hrgfTs5ovqDyvUNDmlb7kgqd4U8j5lPyy7A UQRWDpUrE34x+pR0jx/J94wXNpj81CIDkntCuiTjKoqyvlHlWh168shpzRAK1931Xm1Ermw8rmK MdKKteaV1dO27TgWS1YpxnQZbVV1ZHZWsLMSqLOvO7Sq5UqIFNNK7i+sfR8KmiDu5dgyDTgVmHf dg3MYrZ6nEAlHRHPjsAp/QoZsgOZVn1aozEArao+EHCHcvQJUyPKFtsGGoz33BLdlqR713nrewl FQF4bQ8J73nlhijeVQGtd2W0uPq8JJdHShfJqJm23qMN1bebap00Uwgw7EclwHVzY3ZpPzsouLY tmmJDUHmZ3DMR+0AJYLQP/g0EpwcgCdxa7o7UXLwr44RG38oRgoMYcIMjZ+hziywd5wn8D+xTcQ 3QSI6SnYy50x+ynZsA/NY1s8kfDc1Dv5y5ivl5nKAj38ZJKhZYS/Inb5+GHXBrfPZQTTxg1veMQ qfj+ruazwtMcfl52wHQNVeVuydxxnvyfYuIqnCX+moWEZ9n2Ho+UbxMQDPJCAmpq9INXvcroSZA VdUIjldIDIs7e+qxwnBeQxob8LkHOfi0dIE= X-Received: by 2002:a05:600c:a012:b0:490:b9c3:6c49 with SMTP id 5b1f17b1804b1-490c2610c3bmr55729705e9.29.1780662023766; Fri, 05 Jun 2026 05:20:23 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:23 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 12/14] arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM Date: Fri, 5 Jun 2026 14:18:23 +0200 Message-ID: <20260605121957.78409-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support Engicam MicroGEA-STM32MP257 SoM with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM The SoM also provides an Ethernet MAC, but Ethernet support is not enabled at this stage due to a known silicon limitation documented in [1]. This corresponds to section 2.21.2 ("ETH1 RMII mode could have CRC errors"), where CRC errors may occur in ETH1 RMII direct mode when directly connected to I/Os. The workaround requires use of the Ethernet switch (ETHSW), which introduces additional DT bindings and topology complexity. This is intended to be addressed in a separate patch series. [1] https://www.st.com/resource/en/errata_sheet/es0598-stm32mp23xx25xx-devi= ce-errata-stmicroelectronics.pdf Signed-off-by: Dario Binacchi --- Changes in v4: - Drop inclusion of stm32mp25xf.dtsi, we are using stm32mp257d. Changes in v3: - Fix a typo in the URL .../dts/st/stm32mp257-engicam-microgea.dtsi | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi b/arch= /arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi new file mode 100644 index 000000000000..5b4287e86def --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include "stm32mp257.dtsi" +#include "stm32mp25-pinctrl.dtsi" +#include "stm32mp25xxai-pinctrl.dtsi" + +/ { + model =3D "Engicam MicroGEA STM32MP257 SoM"; + compatible =3D "engicam,microgea-stm32mp257", "st,stm32mp257"; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0x0 0x80000000>; + }; +}; + +&scmi_regu { + scmi_vddio1: regulator@0 { + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + scmi_vddcore: regulator@b { + reg =3D ; + regulator-name =3D "vddcore"; + }; + scmi_v1v8: regulator@e { + reg =3D ; + regulator-name =3D "v1v8"; + }; + scmi_v3v3: regulator@10 { + reg =3D ; + regulator-name =3D "v3v3"; + }; + scmi_vdd3v3_usb: regulator@14 { + reg =3D ; + regulator-name =3D "vdd3v3_usb"; + }; +}; + +/* eMMC */ +&sdmmc2 { + pinctrl-names =3D "default", "opendrain", "sleep"; + pinctrl-0 =3D <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; + pinctrl-1 =3D <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>; + pinctrl-2 =3D <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width =3D <8>; + vmmc-supply =3D <&scmi_v3v3>; + vqmmc-supply =3D <&scmi_vddio2>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status =3D "okay"; +}; --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D582399377 for ; Fri, 5 Jun 2026 12:20:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662028; cv=none; b=lSvAgK+jGm8/8DqH0vBxbYnrDPa3jWJ7gpBiiYgZLb45aif1FhycQk36nWRj9lHthV/UyiigbOhZs1AY+Npr0MYFRgQYa7Nivx/p72Jr1VdTRf6WOW6VcZrxpRQPNOeAsm6rwUJfliDFoj9Gz/7DwM+WN3IdNpPeOvn6ezoTadw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662028; c=relaxed/simple; bh=B8lXP6QX/fUuybU4ArkvFEq3z9Vw52YZGqthRiVzzqY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fZ3EaKgl4n39JHBjL/OpS9e0GyNxb2fInsKiLxpiTQubPNlnxh/3rxw1MirKR0tJkVsO9n5IX3/4Qal9rBAAR5mJ649SD0V6qGoDCYaJo3tgMnkuOSKu4NkNm6OmkM64/TmuWZGyxp/1ioURyY+JTvE4ZG/4XcUtN9Uw1nJ+BCo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=gy5ulqqz; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="gy5ulqqz" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-4602e2a0372so1099207f8f.3 for ; Fri, 05 Jun 2026 05:20:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662025; x=1781266825; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9+mQ1hm0gN4dl7tUeK1zZy9BpMYpmNER+WcsKY4gIDg=; b=gy5ulqqz8Po3p2TvIDS72DWCrKY8meZcA5FMQfTUwaSZ5HLeDhdT8HABZUTi1yERCD Pxw0tfIDWJn7dnPX4dQgA/YYU6CRQ4XnzhwHFhpF0JkLiAMQJPNkIhWxlNfTgo8pWMzd /0Caezmc0SDTmIatf/9V3sZo1PvM1yvrTS7x0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662025; x=1781266825; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=9+mQ1hm0gN4dl7tUeK1zZy9BpMYpmNER+WcsKY4gIDg=; b=K2akbOyUQ5tRfoJbOSyQIacMUCvE+mPMFstKXW/gDKLU5EaVbMJK9fyyQ50HOd8sKW Dq9NFnOo6x/PWGqKQcJfe50jXijXBUP7BNvEdN1mwqx13xcKJvChyycmCODc+Dk2XYMZ 378sCScRMF/qjUHp0BjgfWTktaYQFYUgVJt4juNyhn9NSaDKCQDZCHuW+jFenw+V28RY 1k8RyZDLVErlqI3Z1cC+0o/+rWazpYi/PmlCZWW1GQC7MjN1hDNLvYgEe8Nd3dul97un w7ySHppN39xGxb3yNcN3eWUzlgpOkgim+Ps3Nuo+pJhXkyHZQY+DIDIQ140a0A+c4xYL rC1Q== X-Gm-Message-State: AOJu0Yw01R3m9tocGAP2O1LSv9K6RAvkPJA+MFK3AilXo9YhRvqLfXGw OTrxQzCmcMAGleAsEowiRVhYG1gBwAD0RMFjY/nroWbLdR1HWzl3MllIQZiSHPxJ91KqvLoLdc8 +296s X-Gm-Gg: Acq92OEUtX2F7LOxMpN8GIZ92U3YbKgiYs1t/4ArUrl8OxHF8ZA6VLq7RVfSbyn3Le+ U7zyTB66Lp4Db4dGAKGU1Wh2I0GvV1j5d8Ujy7zvslTCJCDsioA4BV/lj1IadH06+rSf85izxuc NQYEPCYPWspk/qPkAoP3pK7mjIuDMuQDVwwpm0iOjRQemB1okp0DQfbADOnbtBXAllNWWBpi87k +pMpIig3nGZ37Nj/MYWz20+vj22CV4c4iXasbDc8xdgAjPAHCzLnOyn4d2LsL982dXNiLmx8OKH XrwjTzgkuGUZ84dwfCfmP+029KMcPprT7UmAd39e09NrceRywqMSMeUl26h4H/H/bpJOujzbd1u heW2wkdtimkzd9coXqgu137IJ7GF1lzHHxsXgQGBH4zs1fP3uVU6qITBbrrs/OqkvryGx+9gtLB OP8Ek6pqFLf69/DU8yluSL+D7u4EldwdksfpcIvWVJE5z32satr/yB3G61BEz262ePokIplu8tE mrVLMkRt8J6OUbxHvOEIlHq2c6FD1UgGzWRMZ8BPlwj4i0gttziuGXtZxzF3TvMLkYaS1V2kbzx kbOe6JLbGG8ZRkgO62zRxCNaPN3U8Q57o/c= X-Received: by 2002:adf:e5c3:0:b0:45e:ea71:c6e1 with SMTP id ffacd0b85a97d-46030643980mr4333283f8f.21.1780662025285; Fri, 05 Jun 2026 05:20:25 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:24 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v4 13/14] arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board Date: Fri, 5 Jun 2026 14:18:24 +0200 Message-ID: <20260605121957.78409-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support for Engicam MicroGEA-STM32MP257-RMM board with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM - CAN - LEDs - LCD panel with touchscreen - Micro SD card connector - Audio codec - Buzzer Signed-off-by: Dario Binacchi --- (no changes since v2) Changes in v2: - Drop the clocks property from the sai1 node in stm32mp257-engicam-microge= a-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggeste= d by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai= 1a from the clocks array in sai1b, relying strictly on the st,sync property to ha= ndle internal synchronization. arch/arm64/boot/dts/st/Makefile | 1 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 ++++++++++++++++++ 2 files changed, 320 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.= dts diff --git a/arch/arm64/boot/dts/st/Makefile b/arch/arm64/boot/dts/st/Makef= ile index 63908113ae36..386eca593c54 100644 --- a/arch/arm64/boot/dts/st/Makefile +++ b/arch/arm64/boot/dts/st/Makefile @@ -2,5 +2,6 @@ dtb-$(CONFIG_ARCH_STM32) +=3D \ stm32mp215f-dk.dtb \ stm32mp235f-dk.dtb \ + stm32mp257-engicam-microgea-rmm.dtb \ stm32mp257f-dk.dtb \ stm32mp257f-ev1.dtb diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts b/a= rch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts new file mode 100644 index 000000000000..0212c03aae1a --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts @@ -0,0 +1,319 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include +#include + +#include "stm32mp257-engicam-microgea.dtsi" + +/ { + model =3D "Engicam MicroGEA STM32MP257D RMM Board"; + compatible =3D "engicam,microgea-stm32mp257-rmm", + "engicam,microgea-stm32mp257", "st,stm32mp257"; + + aliases { + mmc0 =3D &sdmmc1; + mmc1 =3D &sdmmc2; + serial0 =3D &usart2; + serial1 =3D &usart1; + }; + + backlight: backlight { + compatible =3D "pwm-backlight"; + brightness-levels =3D <0 100>; + num-interpolated-steps =3D <100>; + default-brightness-level =3D <85>; + pwms =3D <&pwm2 0 100000 0>; + }; + + buzzer { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm4 0 1000000 0>; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + framebuffer { + compatible =3D "simple-framebuffer"; + clocks =3D <&rcc CK_BUS_LTDC>, <&rcc CK_KER_LTDC>; + lcd-supply =3D <®_3v3>; + status =3D "disabled"; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led-0 { + gpios =3D <&gpioh 2 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + status =3D "okay"; + }; + + led-1 { + gpios =3D <&gpioh 6 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + status =3D "okay"; + }; + }; + + mclk: clock-mclk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + }; + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + reg_ext_pwr: regulator-ext-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "ext-pwr"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpiog 0 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + sound { + compatible =3D "audio-graph-card"; + label =3D "STM32MP25-RMM"; + widgets =3D "Headphone", "Headphone Jack", + "Microphone", "Microphone Jack"; + routing =3D "Headphone Jack", "HP_OUT", + "MIC_IN", "Microphone Jack", + "Microphone Jack", "Mic Bias"; + dais =3D <&sai1a_port &sai1b_port>; + status =3D "okay"; + }; +}; + +&arm_wdt { + timeout-sec =3D <32>; + status =3D "okay"; +}; + +&i2c1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&i2c1_pins_a>; + pinctrl-1 =3D <&i2c1_sleep_pins_a>; + i2c-scl-rising-time-ns =3D <185>; + i2c-scl-falling-time-ns =3D <20>; + status =3D "okay"; + /* spare dmas for other usage */ + /delete-property/dmas; + /delete-property/dma-names; + + touchscreen@38 { + compatible =3D "edt,edt-ft5306"; + reg =3D <0x38>; + interrupt-parent =3D <&gpiob>; + interrupts =3D <0 IRQ_TYPE_EDGE_FALLING>; + reset-gpios =3D <&gpiod 1 GPIO_ACTIVE_LOW>; + touchscreen-size-x =3D <1280>; + touchscreen-size-y =3D <800>; + }; +}; + +&i2c2 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&i2c2_pins_a>; + pinctrl-1 =3D <&i2c2_sleep_pins_a>; + i2c-scl-rising-time-ns =3D <185>; + i2c-scl-falling-time-ns =3D <20>; + status =3D "okay"; + /* spare dmas for other usage */ + /delete-property/dmas; + /delete-property/dma-names; + + sgtl5000: codec@a { + compatible =3D "fsl,sgtl5000"; + reg =3D <0x0a>; + #sound-dai-cells =3D <0>; + clocks =3D <&mclk>; + + VDDA-supply =3D <®_3v3>; + VDDIO-supply =3D <®_3v3>; + VDDD-supply =3D <®_1v8>; + + sgtl5000_port: port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + sgtl5000_tx_endpoint: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&sai1a_endpoint>; + frame-master =3D <&sgtl5000_tx_endpoint>; + bitclock-master =3D <&sgtl5000_tx_endpoint>; + }; + + sgtl5000_rx_endpoint: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&sai1b_endpoint>; + frame-master =3D <&sgtl5000_rx_endpoint>; + bitclock-master =3D <&sgtl5000_rx_endpoint>; + }; + }; + }; +}; + +<dc { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <<dc_pins_a>; + pinctrl-1 =3D <<dc_sleep_pins_a>; + status =3D "okay"; + + port { + ltdc_out: endpoint { + remote-endpoint =3D <&panel_in>; + }; + }; +}; + +&m_can1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&m_can1_pins_a>; + pinctrl-1 =3D <&m_can1_sleep_pins_a>; + status =3D "okay"; +}; + +&sai1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&sai1a_pins_a>, <&sai1b_pins_a>; + pinctrl-1 =3D <&sai1a_sleep_pins_a>, <&sai1b_sleep_pins_a>; + status =3D "okay"; +}; + +&sai1a { + dma-names =3D "tx"; + status =3D "okay"; + + sai1a_port: port { + sai1a_endpoint: endpoint { + remote-endpoint =3D <&sgtl5000_tx_endpoint>; + dai-format =3D "i2s"; + mclk-fs =3D <512>; + }; + }; +}; + +&sai1b { + dma-names =3D "rx"; + st,sync =3D <&sai1a 2>; + clocks =3D <&rcc CK_KER_SAI1>; + clock-names =3D "sai_ck"; + status =3D "okay"; + + sai1b_port: port { + sai1b_endpoint: endpoint { + remote-endpoint =3D <&sgtl5000_rx_endpoint>; + dai-format =3D "i2s"; + mclk-fs =3D <512>; + }; + }; +}; + +/* MicroSD */ +&sdmmc1 { + pinctrl-names =3D "default", "opendrain", "sleep"; + pinctrl-0 =3D <&sdmmc1_b4_pins_a>; + pinctrl-1 =3D <&sdmmc1_b4_od_pins_a>; + pinctrl-2 =3D <&sdmmc1_b4_sleep_pins_a>; + broken-cd; + disable-wp; + st,neg-edge; + bus-width =3D <4>; + vmmc-supply =3D <&scmi_v3v3>; + vqmmc-supply =3D <&scmi_vddio1>; + no-1-8-v; + status =3D "okay"; +}; + +&spi1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&spi1_pins_a>; + pinctrl-1 =3D <&spi1_sleep_pins_a>; + #address-cells =3D <1>; + #size-cells =3D <0>; + cs-gpios =3D <&gpioh 8 GPIO_ACTIVE_HIGH>, <&gpioh 3 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + display: display@0 { + compatible =3D "rocktech,rk050hr345-ct106a", "ilitek,ili9806e"; + reg =3D <0>; + vdd-supply =3D <®_3v3>; + spi-max-frequency =3D <10000000>; + reset-gpios =3D <&gpiob 6 GPIO_ACTIVE_LOW>; + backlight =3D <&backlight>; + + port { + panel_in: endpoint { + remote-endpoint =3D <<dc_out>; + }; + }; + }; +}; + +&timers2 { + status =3D "okay"; + + pwm2: pwm { + pinctrl-0 =3D <&pwm2_pins_a>; + pinctrl-1 =3D <&pwm2_sleep_pins_a>; + pinctrl-names =3D "default", "sleep"; + status =3D "okay"; + }; +}; + +&timers4 { + status =3D "okay"; + + pwm4: pwm { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pwm4_pins_a>; + pinctrl-1 =3D <&pwm4_sleep_pins_a>; + status =3D "okay"; + }; +}; + +&usart1 { + pinctrl-names =3D "default", "idle", "sleep"; + pinctrl-0 =3D <&usart1_pins_b>; + pinctrl-1 =3D <&usart1_idle_pins_b>; + pinctrl-2 =3D <&usart1_sleep_pins_b>; + /delete-property/ dmas; + /delete-property/ dma-names; + status =3D "okay"; +}; + +&usart2 { + pinctrl-names =3D "default", "idle", "sleep"; + pinctrl-0 =3D <&usart2_pins_a>; + pinctrl-1 =3D <&usart2_idle_pins_a>; + pinctrl-2 =3D <&usart2_sleep_pins_a>; + /delete-property/ dmas; + /delete-property/ dma-names; + status =3D "okay"; +}; --=20 2.43.0 From nobody Mon Jun 8 06:36:25 2026 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F64F3DCD92 for ; Fri, 5 Jun 2026 12:20:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662029; cv=none; b=PxhDUwU8hnuK8X7IZwvES/2104Hkav9MD/a/VHDYmHePzueZ24//S404cofTmj/Bi13XZwUOcCYLtfvdppbtkKo2kQI7E5E45qzyIGHMJSwEg3kRIzEwnl4HIv75DstfD5aW8qjWa1WriGKWUksZJM9GxXeYTKqDd2mRgPT1wv8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780662029; c=relaxed/simple; bh=n6a0r/HOaImlkZfE2HQCsxtD3bljzb69PuqLY990QT4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=uT9NF///cgS5032MZXkK1yJDNqpZArgNBZYxnsBoMk8yXkOk9PMVmBNtLMFRp7ZRcSny8+OoSUAPsfEOmWD0ip3qISnHJWFn10gbvrLAtVhpLpmFE27EFipMQk88pWA1hQEI+EfYhd7GeGle5FZ0FVPezZIDQSnwPQ6tIs1Uzn8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=bxLXyW3A; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="bxLXyW3A" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-46015dc517aso1555167f8f.2 for ; Fri, 05 Jun 2026 05:20:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780662027; x=1781266827; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=BWszDkmXhkBK+40p/a1zt7V7XvxzjxYWagA8HxrMXyA=; b=bxLXyW3A2KbNwWZM5GrUm7pGNVIXU61YdkXYvPjYqSnAhosGQ0eMx3nwtvTZJnfCPg vr6eGpFEmzdpgm3lshKvMN5zhTv3LqyFoGk9q3D0F1nWzGDBPciTqguYI9tlQiScZlQm /mP5gVkUjEPpdoiFCGHFXBN3AaVP742HEfv1E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780662027; x=1781266827; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=BWszDkmXhkBK+40p/a1zt7V7XvxzjxYWagA8HxrMXyA=; b=U3wDIRfzlH1cOEsCmFVfiE+ujqQMr6FLYE9OvAxaq/3sHVa4SFJpySVx8OaQaLgLQC xCW41X90nERpH+F4o+soWwJDHIgY1wvCadHzgSypsDCnG3kd/PwQG9wSVn2kzvGWShTc tGBmkFHaRZfLtA1zL2V9oA6FIjnYXYIOTCaQgFGgGCoHVc6UHX7Ja+CJtnfqLHgxZ8pe 8bCpuy6XCeenJMAtX3u2oQhNe6/91oQs2709x8FvDirwirCVTWuhCP0XU/uW6Ci/Mwn3 KdZc32kDlcPzaTQEHMeng8iGIR5ND7IsP1jk51ZE2AUBKfzlqKJfDE7nqNoTUCWluxJ0 Qudw== X-Gm-Message-State: AOJu0Yyx7Llh7NHqLpH9erZYapbHES8UYT6Ps0ZUtBUwpdYhCUEuqi9o 6hSpYEAbmtMCzsCewyCJL/VkMNSZQ2LFQQnaLEEkTekhz3l/lThAEdTvC2Uc5jsEVe6M2Ym6JLv QcdOG X-Gm-Gg: Acq92OHXu772lGvy3LoWKX1FSLacbFIICNT8/6B42v3sRE7C5COWq7+gE6lKWeEoUdd QSojuvyypbGJLol6c9AglTZSLV8PNDei9+koKv9/znQQ475nAXjTkRF1WP2lcbJJWK8iLwGXO8v lFVcgTWTvBguY/0g5SJOaWr2AvBxq8Pyek5D948GyCg+IDvqxomdoTk3MAmd4mNRTKc2TxtmkHi faxXXQAuneoQLA1HufoVN/nDvBaQIlignTXXaZY203IsSVn+q8cnFvfD9jdKkEQ0SYlx7IyJH5i mg3EROVdCPkAq7Ma1F60HuhSP7SHc59ddN7MwmWeKWXH2PnbYN/AUGj8C7ETWunhkeG9w5QG0Md uWcZwoPWWRnnQO8EN9kLGsc5VrCfT9D/el6ngeVFpo9mRiRj+4U3OG0IoEedOMswVECDlaq17bT KdlVeJzuLu0MRg9hZidLcsnjt+vvYckl5pKo4GYGMoQjKZZgt0dQjBx8ZWA9T7LDPTZjLmddIRY 7RjXIkyWxMmVEsMjLW7fsP03IfTJ9Dr7sIzsxT4O1ARKrGA/oa8Wo05YuGko4CJx9jFJCLGWSG3 1/TVPxmvFlFyCCAEcPtltg5TbvVux1F7nGc= X-Received: by 2002:a5d:44c8:0:b0:45d:41e0:467b with SMTP id ffacd0b85a97d-460304edd03mr4175599f8f.3.1780662026984; Fri, 05 Jun 2026 05:20:26 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcb13sm24785883f8f.2.2026.06.05.05.20.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 05:20:26 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, domenico.acri@engicam.com, francesco.utel@engicam.com, Dario Binacchi , Arnd Bergmann , Bjorn Andersson , Dmitry Baryshkov , Eric Biggers , Geert Uytterhoeven , Huang Shijie , Krzysztof Kozlowski , Luca Weiss , Michal Simek , Sven Peter Subject: [PATCH v4 14/14] arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM Date: Fri, 5 Jun 2026 14:18:25 +0200 Message-ID: <20260605121957.78409-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> References: <20260605121957.78409-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable I2C (touchscreen and audio codec), SPI (display configuration), DRM panel and SAI (audio) configurations required to support the Engicam MicroGEA-STM32MP257-RMM board Signed-off-by: Dario Binacchi --- (no changes since v3) Changes in v3: - Rebased after dropping patch "arm64: defconfig: cleanup the defconfig" arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 96ce783f24e7..422db4e33f43 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -583,6 +583,7 @@ CONFIG_I2C_RK3X=3Dy CONFIG_I2C_RZV2M=3Dm CONFIG_I2C_S3C2410=3Dy CONFIG_I2C_SH_MOBILE=3Dy +CONFIG_I2C_STM32F7=3Dy CONFIG_I2C_TEGRA=3Dy CONFIG_I2C_UNIPHIER_F=3Dy CONFIG_I2C_XILINX=3Dm @@ -620,6 +621,7 @@ CONFIG_SPI_QUP=3Dy CONFIG_SPI_QCOM_GENI=3Dm CONFIG_SPI_S3C64XX=3Dy CONFIG_SPI_SH_MSIOF=3Dm +CONFIG_SPI_STM32=3Dy CONFIG_SPI_STM32_OSPI=3Dm CONFIG_SPI_SUN6I=3Dy CONFIG_SPI_TEGRA210_QUAD=3Dm @@ -1000,6 +1002,7 @@ CONFIG_DRM_PANEL_EDP=3Dm CONFIG_DRM_PANEL_HIMAX_HX8279=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112A=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112B=3Dm +CONFIG_DRM_PANEL_ILITEK_ILI9806E_SPI=3Dm CONFIG_DRM_PANEL_ILITEK_ILI9882T=3Dm CONFIG_DRM_PANEL_KHADAS_TS050=3Dm CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=3Dm @@ -1129,6 +1132,7 @@ CONFIG_SND_SOC_SOF_OF=3Dm CONFIG_SND_SOC_SOF_MTK_TOPLEVEL=3Dy CONFIG_SND_SOC_SOF_MT8186=3Dm CONFIG_SND_SOC_SOF_MT8195=3Dm +CONFIG_SND_SOC_STM32_SAI=3Dm CONFIG_SND_SUN8I_CODEC=3Dm CONFIG_SND_SUN8I_CODEC_ANALOG=3Dm CONFIG_SND_SUN50I_CODEC_ANALOG=3Dm --=20 2.43.0