From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5390C40626E for ; Fri, 5 Jun 2026 06:29:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640950; cv=none; b=HvZK695s0lg1aOTiVWR+HjSnLVpzyg2mjeqGNM1zq7pqAzjlXiQdrI5fmGEjvMN60lFMSNbbSs4gLp8zPGehnpTD6edHzE1dvJIH7n9Lq60TCHAt4Sdm8H9i1ilzkBWOUgZCfARPC4ySpu1CJH3DaTC42KzMof1aYeW4xg4KkjM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640950; c=relaxed/simple; bh=5Uzl29QTCrj5VKD83cW4UxcKrN9I1xXI5DXz829aub8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=I+X2hyFYRooNP63kgEWK0rKta+w3VGtiE1rzIpHiY8CwSyreIO8Q0mNn+Lg09OWhhd0MNUuSsvp2r7uTmTdVBFLA4yb1QtHaKCWoSpJ3I6qnvbYiIAHO7e5VoBlKHjwDFNuU+nXxqak6ZDIXeByiOut3wgvQgi+KPUV32R8bIjg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=fXpGuh9Z; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="fXpGuh9Z" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-46013161068so735055f8f.2 for ; Thu, 04 Jun 2026 23:29:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640948; x=1781245748; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=XAn+sgOJ//YpFHFCj3wQ7fJwCRmUnKUhDxx0gbmShJo=; b=fXpGuh9Z2p8N6dqKd5QHbR5UFUDija4VDrQ0ILmH7UnakkXePnVTwbzCL68qUAIJsD tlAkMShMqnIJiCsPGvLHwPiGR6+mwCid9frX5Y+CWi03RBrVwcrdkQZP82FY25Sw2AIY gUeiCmZPBs37YNogsx1/5xYnamqggLQTW2fs4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640948; x=1781245748; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=XAn+sgOJ//YpFHFCj3wQ7fJwCRmUnKUhDxx0gbmShJo=; b=Okx8UcscsDk0BErpRnTvzkmRVwwAgxKzcrpAcbrraZnKO1GtSF1sUc9lnArTxGqKmZ WGu9mQQm1NVapBx4h4mjH7iMdy8lVn/D3br1GequUbcmjsMrqSvYggVpBWWUS5fKxoSF KStdD7cTiBV8I4AgO+vVDFrqdOjn6a7fWhpx7TQmXcL6wukMYwd4ytLWh9Ml6Rv1PWFS Z7miaeX8AVvWuSrgdD5sWVXNt2z6ZwoelE1X64K48rNlwJMGxtkAvytP5ciT3EQfmlFs Py9W9f9nh7XX7k4OSq5wHibeUHf0lFkZxw5GIkb9P3RNoFghOOkQoStvX0G/L3pP6tBj lZdQ== X-Gm-Message-State: AOJu0YwDNob02xpfC4H/CTFQeTu6btkTv53Ad0s9dLJdJ/cN2PYRv64B PVjl8Zs/7f+bXxu/Dvg5ECAeVTrZ8A2lPaaCKxCDndNZol5ZRzw3pwAeJ5FCYtFw1NIY9uut9OV 18hsq X-Gm-Gg: Acq92OF26hbR+XRDhvEIA+VTNPD5qMOM542cFHhrb4c5jIY9bbKdLgtWmrHD/aykqIF 9Fvi00PNkVT0jNS3MaHAWXmv6/IypQJMp5nxNF8GTsjbd5Ia5YGLK5+TQjM5G3Ucxq/PzS5Bs7a tC1xxKtTN6ln6POzzzS/sxL+cXzd3oqQEDwclKhYdxsCsPKye28MwDc/cAoRhJlkAirWERajCb5 wibo92f4IPzm7XCNKyhuiP5TTKIaL2yHjjL4AhnbNhY5BIY8pZ5kEuCkQkDSCxKPcKCEX9FnY/y oTttM7PItrOLSgYONHAVWxzcwqbzqpQ72kIYCP2nGMWITZTwPEUJ519PuvHCcW69HuTVja7o9RU ygRy97r21tW30eYx/PtsNhXxEDLMsicenIbJw//3awVHsiZYKzlj78LEWBiTp5eq7dhvYxH4a/n FRjKEPMNDnHnBiTfurYeda/h4ifzMwpmY69PiafYM2gAbLxuf8BF8eihglGRfX2+Sy3z24Nwknf tkD2HXNjGwrCN1w7amime4nEYFAE/87eoBLzk62KHLM2LBCD66fILGRNsgKlr+6lyl9H8tboZYo doYEjdYwda7BT2PUQO3s9MgDW2J58i6E5zw= X-Received: by 2002:a05:600c:3f0e:b0:490:b3e7:4614 with SMTP id 5b1f17b1804b1-490c25f9e55mr28705485e9.25.1780640947625; Thu, 04 Jun 2026 23:29:07 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:07 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Alexandre Torgue , Amelie Delaunay , Christophe Parant , Conor Dooley , Himanshu Bhavani , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 01/14] dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board Date: Fri, 5 Jun 2026 08:27:29 +0200 Message-ID: <20260605062900.368376-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add devicetree bindings for Engicam MicroGEA-STM32MP257-RMM board based on the Engicam MicroGEA-STM32MP257 SoM (System-on-Module). The use of an enum for a single element is justified by the future addition of other boards based on the same SoM. Signed-off-by: Dario Binacchi Acked-by: Conor Dooley --- (no changes since v2) Changes in v2: - Add Acked-by of Conor Dooley for patch 0/1 "dt-bindings: arm: stm32: support Engicam MicroGEA-STM32MP257-RMM board" Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Docum= entation/devicetree/bindings/arm/stm32/stm32.yaml index c6af3a46364f..c5ce81e3ce45 100644 --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml @@ -203,6 +203,13 @@ properties: - st,stm32mp257f-ev1 - const: st,stm32mp257 =20 + - description: Engicam MicroGEA STM32MP257 SoM based Boards + items: + - enum: + - engicam,microgea-stm32mp257-rmm + - const: engicam,microgea-stm32mp257 + - const: st,stm32mp257 + - description: ST STM32MP235 based Boards items: - enum: --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6070B40587A for ; Fri, 5 Jun 2026 06:29:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640955; cv=none; b=TKYxkq5ZqWtth7ehRaquef1Lxhqjxe1P0ZZUvtDlDubfe2FR6iSpxjV8v/eLukeBOfeYFdpFl/g0Glh0wdrm7o0hD6DlE1TUWdXQQhvMQOmNji+ambRsp6nAklIJiJd9EZ9/QZfDNGUx5W6yaDtuCgDTWoYceS6x9C3FjbCIXFQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640955; c=relaxed/simple; bh=X6X7GDkbdPb9cKybgi5GUhpWne2IbVOETyqqR0x2W7k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=gnlse9F6UIFbrMXwDV8F1DGVfFxTAp7qr8y8VTVoeOdxs6X2X0SsDqJn7LIf1TH9wl8NRAjzlR5rGwU2F6k0veOfok+aXxDbWPVsCSRoIGdzbDoUQvtzR+JbjljOZMLVo7dS9uLMZF3XQABwUZhJlbREQtzhhVuKQUhFK9q1kgk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=qWBV/Zhz; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="qWBV/Zhz" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-490a76757e5so10205445e9.2 for ; Thu, 04 Jun 2026 23:29:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640950; x=1781245750; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vAU8ucH49VWogl3LxGL6+W4AZQI2q/uk0brbvJV4cSY=; b=qWBV/ZhzOfiXJPvVG45ODMtvZIGHZz8AfMm6hubD0XOpaPRParE74s7UrG2ywoHpWp oH4b55P5aMmAZGnOuxjZ8JQqbLTxbi1GMPZd5BAfSdaK0MnltrZDBLsJ2Op0DWrkv73n SyaZb/WrJf2XpJFh7JL0YtlV1QYelftHJV7nU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640950; x=1781245750; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=vAU8ucH49VWogl3LxGL6+W4AZQI2q/uk0brbvJV4cSY=; b=fr3M/esPWxmZwrqGy61Nn526WA13P+P6cWkJ3zyXr3zqFCy/ncji3HmLyh4V7Dx/Bd VdqSsvt1TFqkz3UZxEv4yLrrNgGjDNP0cE5PULQOSgNTq86kncDJTqL6Ej8bi2XO5BOF K1om1SKfd8vGAvbWAhzpGmqht7Qq0tw88cZfiQiCi8kXjuw5ueghrkAItOJREjlfs3P2 hsMvPnpJ9PAkT6MMSSKMsGu6W57+IcU5Dw5iRpTCqh4PUm9I4ilPGL3ZK1iZkI6OJqfI d45781zpIYa2S112nW3DK6JbpIAMmEO4UIgfhEnVAoNXtV1dbvWHyxnAOPK5/4RY+v/s UR3Q== X-Gm-Message-State: AOJu0YzPvk77+0y0UAFl+9eJNwoKOHd8wxyOXDFRqAvzyD2EzFpO24PK flIF+uqwJ3E4mUo/BI0jeVhqda7IHv8o6fRD0Rt8eoVv5oWGnyNAcrgPbh4VWHgK07B2PkKOntp PSL81 X-Gm-Gg: Acq92OHP0A51QeSnDfMFpRtVtLYRNxiJVrdUi5Hwn0CkOGiDJTgyuEqhrEkv+AVmJ+s aY63dEjmV4MdYwjqlEhv9hbGPcH/s1zvsVQ8r5H2RUkEjC/MUqxrZFNPhwpi1iwpRmeT+iBF9TM yyDDy2xXxRm6y+6ITJKsPwOWDQ7x+lzNI/CH9b1urtepYHw8CW4sgH9uq5LH4q1t06SZ3o3zQak roe/Zqmy+zfp0xHItwglAMNVoHO4+AylKHHUwfo7gwxThekr8ThkJnw3EoNJ93fk6PKERQ4Lh5B TzejVU3osCFDV3tu5wHs0bwBdByOLEouke1UnLgSRf2hNY0qa5i+bHPDko51DmhZGOg/+4meJFV 01l/gg053xqWFXX9pt9ugI8WmaMQ93aTNIaT8jXzee6XW+VxvvRpwY+x60ANDdEcZ+ArKY0gOne hJn+T9BLG0LO8yhRz6USq38HNCtnHrYuBRB3Cd93RXu+jdPV5TFq9+2j1jdzeNFKDyODJSO7+Gr /D4Rjji/WOuX5YnkfhQPS0204MN8KkqkhdvVEIiE0eVUFKYjylnacR+rV7nk8IkVroLapj7ULrZ gytIUVq9LAAsMeOdhm7fa9uZPM+XiRfJLK0= X-Received: by 2002:a05:600c:3f1b:b0:490:c0d8:d517 with SMTP id 5b1f17b1804b1-490c2598543mr27584865e9.3.1780640949794; Thu, 04 Jun 2026 23:29:09 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:08 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 02/14] arm64: dts: st: add SDMMC2 support on stm32mp25 Date: Fri, 5 Jun 2026 08:27:30 +0200 Message-ID: <20260605062900.368376-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The SDMMC2 controller supports SD cards, eMMC memories and SDIO devices. Signed-off-by: Dario Binacchi --- Changes in v3: - Add power-domains property. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp251.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index 673fbc5632e6..faa1355948e8 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -1667,6 +1667,22 @@ sdmmc1: mmc@48220000 { status =3D "disabled"; }; =20 + sdmmc2: mmc@48230000 { + compatible =3D "st,stm32mp25-sdmmc2", "arm,pl18x", "arm,primecell"; + arm,primecell-periphid =3D <0x00353180>; + reg =3D <0x48230000 0x400>, <0x44230800 0x8>; + interrupts =3D ; + clocks =3D <&rcc CK_KER_SDMMC2>; + clock-names =3D "apb_pclk"; + resets =3D <&rcc SDMMC2_R>; + cap-sd-highspeed; + cap-mmc-highspeed; + max-frequency =3D <120000000>; + access-controllers =3D <&rifsc 77>; + power-domains =3D <&CLUSTER_PD>; + status =3D "disabled"; + }; + ethernet1: ethernet@482c0000 { compatible =3D "st,stm32mp25-dwmac", "snps,dwmac-5.20"; reg =3D <0x482c0000 0x4000>; --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F306405C46 for ; Fri, 5 Jun 2026 06:29:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640954; cv=none; b=YrwTOij9QaCd1/Xg86E1vnbpTRmHORy9sDn7iXq9i10lClRaGt853S/r1GmdxlOO2ulLjmS4Ytqy7AUejnNv8GsNoqhMbt5LoCTyCzIe/vIklMVdQ9ADRLDYBRX9Q8fsrjZ/nOyIs8MjnXe0c7MMBlaJ/Lj8pjRZLanLii/DK/w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640954; c=relaxed/simple; bh=u9m2WwsAUh5Coh/I3NjhlkfL1KrpsMcmoa+vDwMzK1s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qLG1ipn7xpzBKr8qj1PTVcIIOgDO+UZYnSRSaV759cTcHGTnDLFKOEntksSKHIlDWO8oVy+RbufBbi/UCMshP1hOnHX2bYcH/Yk5zv6l5UUXJ0WrAxwW5z6FEq+VwiP3FawFYfzXkzDe+DXo0c+kt5V6w7TxElVN6A4HD5VYDGs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=KSQYDOi9; arc=none smtp.client-ip=209.85.221.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="KSQYDOi9" Received: by mail-wr1-f47.google.com with SMTP id ffacd0b85a97d-4602e2a0372so817858f8f.3 for ; Thu, 04 Jun 2026 23:29:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640952; x=1781245752; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=O50jeHT7n6IfAQOe8+U4Hub9w56VMIy6Werwz+99kvc=; b=KSQYDOi9mabY1ACvziC34TFiwTuWySe5SfCIWx+oZGOrbTpCsIzGkYfGD3a0pn2f+z j5wSp2YvHBvndksBVWosRZzs3y0rf2vfSpSgYsYxiuVNYENuKAoePN21/+G0mnwBukHr cDsbdovbI33smfnDGu3g+dMatr5Rq4xU7h+ac= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640952; x=1781245752; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=O50jeHT7n6IfAQOe8+U4Hub9w56VMIy6Werwz+99kvc=; b=WT5OjW0ZNQ45Ndc+6GYfeboOgenaD3Hq/C1P+8DSpwxzefrI6XMKr6kJ/Z4BvXfEDG wWdrpLZUFwc2W8Yw/QhQevLfX/1YsZ4mmtiJHY67XSmnd7RGsoYR/1GHM9m9e0nrLFaH CmbwKhK1Oy4OIyUZbxoapzqtNaxi7qNXCLe7mvHiiJIwhyDZrLeA6GUT4HU0mkJBqxpY PlRJQ/w5I8Rcvg+2AaOKYD5GwJaw1/7sBDbo3b2l8EFtK4zfPpgolTgV5PIHaKJCcvsp C3jlTKwei+VWsL9zKFPV6oQCdd0OtnP9flJ2CQ/WYNxaMvIXKBOlk6521Y9PxCjbqiDK l4Tw== X-Gm-Message-State: AOJu0YyZvna9R/BVspC6Z5HEzNN4VL6OqiEvGpv9bY4sDSW/wtsEauhq o5A0nJopQDLRt/gv1lVnogtZzwRNaDi3TurR/CMLvmnJHDtXIir4NMr83OpnZIVlW8YQ7bWc1ra x489K X-Gm-Gg: Acq92OF9gb5ywt3O3xDYRrSq+6DKOOHlJ8Mb9M708F+u9wbcT5AUpBhagIuOP/VoQFf 2mF/1ZgRnsB7MYQKu7HH9nfaJMzXnlWCwLB+zowVHJtzCeFl5KofAeywOA7TqkWYV7zoK2PL98Z xQyL6IzJ3pdJ4uvNBaQKT8AzAfY9O/wArcy6ibvGl1nKYz0elJkx/CZDyaPMChAkY2EV5VP2ms0 PXOTPDomJtYuoxgwA5jRxWfnvAMTMuOoQQeenTdmPyUyJAaQ/nbM4p128B/g0z+HRYSqzjkEP3a IWXf/nqvKMx8ex+b+ioQQDGKDIHAcB9UrdZ38P2hJ4dZL+rEbZr70UePFCYxxKY15b2aGfED5E/ 27qTT3jEp/8khzXhmDyIpre79/CtWRNDp3VbwjcpzyLT4r7qJv7YhJ2WeobiPXZU3tQeMQBUH30 l9cNZqGUiJZ/j/XNSMDIYE20Zb64oJY9Deoggb8lmJzwWInV/Ce9TLh4PH/bc+nl7H5kw2gWC2j xZ55H0ruBbm8TizKdqsLkCdncT/+3PFo5V+jZI/IS3ky09MlziSNHtSWfYUpBCWhT7hYOWN/lmM qyBd1OfFoQlyVeNAoU1SikhWnCW6a5dChHs= X-Received: by 2002:a5d:4384:0:b0:45d:b14b:23fb with SMTP id ffacd0b85a97d-460304fd053mr2454230f8f.11.1780640951753; Thu, 04 Jun 2026 23:29:11 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:10 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 03/14] arm64: dts: st: add CAN1 support on stm32mp25 Date: Fri, 5 Jun 2026 08:27:31 +0200 Message-ID: <20260605062900.368376-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The controller is compliant with ISO 11898-1: 2015 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0. Signed-off-by: Dario Binacchi --- (no changes since v2) Changes in v2: - Add resets property to dts CAN node. Suggested by Sashiko. arch/arm64/boot/dts/st/stm32mp253.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp253.dtsi b/arch/arm64/boot/dts/s= t/stm32mp253.dtsi index eeceb086252b..7e82f01fdc10 100644 --- a/arch/arm64/boot/dts/st/stm32mp253.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp253.dtsi @@ -43,6 +43,22 @@ &optee { }; =20 &rifsc { + m_can1: can@402d0000 { + compatible =3D "bosch,m_can"; + reg =3D <0x402d0000 0x400>, <0x40310000 0xd50>; + reg-names =3D "m_can", "message_ram"; + interrupts =3D , + ; + interrupt-names =3D "int0", "int1"; + clocks =3D <&rcc CK_BUS_FDCAN>, <&rcc CK_KER_FDCAN>; + clock-names =3D "hclk", "cclk"; + resets =3D <&rcc FDCAN_R>; + bosch,mram-cfg =3D <0x0 0 0 32 0 0 2 2>; + access-controllers =3D <&rifsc 56>; + power-domains =3D <&CLUSTER_PD>; + status =3D "disabled"; + }; + ethernet2: ethernet@482d0000 { compatible =3D "st,stm32mp25-dwmac", "snps,dwmac-5.20"; reg =3D <0x482d0000 0x4000>; --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 42982406281 for ; Fri, 5 Jun 2026 06:29:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640956; cv=none; b=ecbA1OH2iB98d7cqcTTHkEf6Ica1Sol0ZYDt5iDC2GeC5k53OatdsvZYsgzxdDVBa4Fsc9TCgLioxjAxtyrW6UX8YUdNN+PAKuOwcXSE5z7PQi+nRdwPle46mXNO8NA0Fi+FjOnc1pX4xax859MfLkF66C5GsgQwX8fmcI+uay4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640956; c=relaxed/simple; bh=97KY9yD7aJyeFaO9lx3/aKKgODbzwtq99a/1TuTW0pI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jIW0jiK+q3EEx19t1hBWuwhFq1UihrsBe3Hld+dy9HCDXVkpXDmIWDGMruqf1YqjQVKiSoVltulIkH+1YGZfCsrMXQrXvbbQR1z5FaKGrS9Hny5L0dnwy7L7HsdZp6Wa4vTgSn51oEh45qRnRRBEWBHbaEWrQdD7/nIT/MJew3Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=mJEngLBG; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="mJEngLBG" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-490ace40f4bso18018125e9.3 for ; Thu, 04 Jun 2026 23:29:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640954; x=1781245754; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=p6RQlMNeIE75J/aKW5bH4o7BGOBdS+5uo3qC0b6eFZs=; b=mJEngLBG5lMIrGZdBgrRnBg5bHE655soKBu0sm2RxrgdsZBK1mKF1e3X0lyk5iwdfD ixisqCdBS12N5r2+DtB/mdMGk2Tw8L489Zk5xfNV9I+/L5UZ9cCwm9gvEjOKxZbkaUF3 0D1R14obH9TInXpM+NRUCKGLtfR9KA6rarpM8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640954; x=1781245754; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=p6RQlMNeIE75J/aKW5bH4o7BGOBdS+5uo3qC0b6eFZs=; b=elXZJ13iL5FhRI7R4oZOsjJXbcXteG92d1P11/UgwvbZwtT/xmgrZdU2ryvsI+BMSO YGbBVWh18ox7uvwJE20k883662F77bAe8jxD8K176Qcf/u0Vi48zMO8PSkMWS0V8M6p5 hnx0vL0rY+y5heDKZumS8DE46CfbnQB9AUF34BTV0o5sAOGZgQfYv2kppkSqBtIK94xF rdmXPVbmEv06a96UEQUN95pBWDsbEbH12AQFc5DPHlAt8Q0+kh5ZWJXEa4JX35n8L4rg T5gG/QBMRN4a1JepV+JUTKDGzKKRuWRP7fVFIxaYKDEGlc+pzjrby5dwwxhMsM3kgW/T Ropw== X-Gm-Message-State: AOJu0YwoYOAI1zbHzPgsIFBN6OCLnr4poAyUs7jtR3OwD8B+gmQ6otul TAe/qKD5guE6h7J5W+PLmMxtepSD3fZwqLYwWvKK90dZOfSpHu8hiTuL5rYWLusLZJcrFUHhTqv r6W1c X-Gm-Gg: Acq92OFTNsIWjsHZxjV1FzPpan8/aWpuqfrqvZJbydr+qQTu9An1506lSs20FMWU8vO ISOOEhgwl+hGgPgg+IjvMfN0Tesd6drADqr7Qk06xIKfEHjI7NOw2VVgXIM3GFe5eWNIG8zd4iB OR6TvXNzWOij1J8V8Rn0jfoqF/8j99F0eollwZSNuNYAHuEK3rB1bTDB5k5fi+qvMcQoz1AQJzP NIyApQW4VktDVIkECEos71XBePqqm8CFSCVCBY7PWpYU8DE4T6Qa9CQGAsGfirvEIyzHlinhGLe ezpDPQbYcNLD2uo0knCQZI/5x9mOIrzic8idr8YwBtJ4b+M3QTRUkrXQV/9tlPk7ADs/W1HpSpi v828KNGw8YMB2NjgrFVBpKDtH515XPftV7i0W6JxDlIGtlhXUSDorfh4u45sqV7wNXqLUsYE8Ga NMH6eI2UDmTE1Ir2HJMfOejYd/2NMjVKKbGDsNZz2eYaLAg2t62UhCEe0k17H5Y/d+M3YL2MG1C TFAgKpKbr6Pom8jhom0E+hLfhyVWGGstuEkhJA8Nc7dNFg6TudMNO/7f+WCG1RasJ8ujJyyAn7a YZuriG8qedkV1KDSiH073h0qRGN8J0J0bPI= X-Received: by 2002:a05:600c:4444:b0:490:b9c3:6c59 with SMTP id 5b1f17b1804b1-490c260579fmr26752135e9.29.1780640953655; Thu, 04 Jun 2026 23:29:13 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:13 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 04/14] arm64: dts: st: add i2c1 pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:32 +0200 Message-ID: <20260605062900.368376-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the i2c1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 456ece7f8ebc..db485b9ed904 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -203,6 +203,25 @@ pins { }; }; =20 + /omit-if-no-ref/ + i2c1_pins_a: i2c1-0 { + pins { + pinmux =3D , /* I2C1_SCL */ + ; /* I2C1_SDA */ + bias-disable; + drive-open-drain; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + i2c1_sleep_pins_a: i2c1-sleep-0 { + pins { + pinmux =3D , /* I2C1_SCL */ + ; /* I2C1_SDA */ + }; + }; + /omit-if-no-ref/ i2c2_pins_a: i2c2-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D92140758D for ; Fri, 5 Jun 2026 06:29:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640959; cv=none; b=Z9BR0hjYlXHwm1TRkQIJggdroW5Y9wfFmleA+DeW4qE3A1qrZxmsdFBTKJardL2VQLsHcKaZcd75Hpgpwj10qPcrUzjSjxfvO3owtVgkx8SHUfS7OoQw+Uf/JJvWxLERAnW/4Sm3rhvODdZGJO0XJIXwIlyILp/coIP4jrxdtbE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640959; c=relaxed/simple; bh=mms02jd2Y08DdGXCELeBv310xtf56vpwiepMA7Ykwhg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LJbUufJnqdYWRgohhc5ZzC+1dzIBLH1Mw3xFTWMtFxCTGV844orzrLTeuemNcUhRjM7lwdx1ISWyJWdxgiYT1hXngUG1Bh3lSYNQZWeWDSgxUDFW6RRMYBJ0Mg1wzDd66LLNIt991jpXuILiFhN21AN3q/p9svXqrAcpKdHVp4o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=Kzb//4/4; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Kzb//4/4" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-490ac357c55so17755325e9.1 for ; Thu, 04 Jun 2026 23:29:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640956; x=1781245756; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UD2qTAkKIsCSLn6BgEV5Nc9NLwoB56XEwtzbqoJwN28=; b=Kzb//4/4qIiZ4ghUVMVQFz2ufCLigKiAAKW12YmjUMjh4yjqX6KsjxiBx1cqRs0wRd 9nV+ZBnlOpt5enrLILvkeJwPpC+1xRKJWaZltJZPMFCAhDgYpZiVgKPhqlXleTbNOd4l Ngu0b/+SD8LP8r0ySTvLtYgvBIlGcK3XSq46o= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640956; x=1781245756; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=UD2qTAkKIsCSLn6BgEV5Nc9NLwoB56XEwtzbqoJwN28=; b=UWK+VtoZd4k6oc5aZfgjWx7ehLQNkBGU9nnNksjtpXra5oEIZYlcObSEsjGyKGMhCa 5mXl8qepRpawRvVNzwjarFzxVN/VCdRaTX/LCoWrRuH4zMhBvmAo27zXt0/+aym1oYPN KS+W8oWo49oNGRBH3QX/XmH02Y4NgAIQ4F0UAJvesLo+Ae4QZGAJ3RSoXrERHR2Ly8zu hIdIyR5cERJI6th0CisbhF5+00xs8CxGPK2x+uKyYfP+dghpRl3blvXYFgVdNkp1988y 1PPYO8EIuK/Qeur7JJHQBDE2eQN67b27+eFZvsXLLCJi8cGG94AlkTGF4mUvUCN5uulT O+uw== X-Gm-Message-State: AOJu0Yx1qFe+ifNjVXbBppdXHBCFb63J5+1hlTn5hNBccVoxU80Q65L/ 8PD+bTnwmmrok2fjq55G5cx5iYFOuYhjRTebij12WKrYsWerEhe24VujV4lm2JKLetu7af/2fWk aMfh6 X-Gm-Gg: Acq92OH5HSCiN5k2cyjvkVkMhotGU6DGQb27kxa9UCaTJhvuR3zlD5HGBOfh/z6Dvdp kAipxcD74wcGqpPqrzOasLzEluni8CGS3TK1eeAm7/ua8dB+gaYot+1NZb6HQj5AiBaeJ5og6Uf irk+l28z5Eg7nAKefL4N/sbG0iYWJaN0HPX2qL4b6PCV3TSyhlGfS6r5ErVTUdXZuOmHI/5Di9d EhOpsgB289n7IpbZ5jzq+s//KDYHMMMZLuCxru9PpDn+CYunhQ/2G3ufw8lBRJ7b3INyo/ITnHk xfDnkF+SBW/S9Lzd0oqFGkmKdxeS/vk0sB5DZsVq+adboTuHbx1BWgToMMqFHJl7OPFjpT2hmO2 eiBU445zfd26Ohw31J/0fXylYKpI6vXqNipF27pDAcPeyeb56d5jjO1j6U1IuOqnk8XLvsDR7sN woaindOdkfaTBpW9tw4uSC19gJwf7UsDO2OGrtMZQ7TVa1XOAnRZD07C0/xs7nEqbxza3W/v6O8 FLNOj++PgZ1vhFT9Qk68x4zLs4avkakC0Zn4GkD9b2ArOpNw+dX6PuNXsDJ3xZAWQhfUR6zO1cV GabIxRtnenEb3zRHurENGgfzsV/+gFhpH/k= X-Received: by 2002:a05:600c:5020:b0:48f:e230:d5ab with SMTP id 5b1f17b1804b1-490c260f495mr28184305e9.31.1780640955724; Thu, 04 Jun 2026 23:29:15 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:14 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 05/14] arm64: dts: st: add ltdc pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:33 +0200 Message-ID: <20260605062900.368376-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the LTDC pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index db485b9ed904..05bd07a0a561 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -260,6 +260,77 @@ pins { }; }; =20 + /omit-if-no-ref/ + ltdc_pins_a: ltdc-0 { + pins { + pinmux =3D , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + ltdc_sleep_pins_a: ltdc-sleep-0 { + pins { + pinmux =3D , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 608FC406286 for ; Fri, 5 Jun 2026 06:29:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640960; cv=none; b=YmL2Ai2jsK7JUtD1S/Koxn7p7/h16bIinHZIhi/X41rUwL4lmS7HJxLQrVMIKZ3znXvUDLqd0/aIY25pgE36stcBMgrY9NDxDvpE0lc/PB3fQ7CxwsBb/UCXAKV78P3pQYLlUEdp7zbYTSQqoA0vwrz+Fu3B7XY/MvkSwMlvFMA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640960; c=relaxed/simple; bh=J844s6CJDpVgbP/YQJjGJqkHKNJYIZ5Jgwd9Gtevtr8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mYP7Rd9HhdwFTdjZBK98Qh/bfGknyT+ukH4Bs8bCHij8UdRNA5BZNRxkJsrATKQP6+z1JHTFAZlun0X0s9rXf1HE8vBJdqPtxFZlDvSsfg/vEBSd4nSFyyzvVeUSTvTzcUPF48vIf9RxUNy16ezHl4EeTK6bSX6nWtVFhxeNHgw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=OSPh5iLs; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="OSPh5iLs" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-490be03d47bso12051965e9.0 for ; Thu, 04 Jun 2026 23:29:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640958; x=1781245758; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=S0e8wESPhIuGnKBPbF3YDifoYbOSIP99q8OpeirAYTs=; b=OSPh5iLsWhD5/rQBJc9N+lDXpUk4eqH6Pqe3QPF7/ourfFFnd5XHjLZ3b5NUnsYgnZ Jpzu0F89Jl3Ziwcr2tPEhJbf3M9pUG/mlIH10H2Ji3cecJiglXpV75vfC5U+gsn6dx7h 2QnGhq+3da2uYm3hKP9gi9PjCWQGAM+RqPVV8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640958; x=1781245758; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=S0e8wESPhIuGnKBPbF3YDifoYbOSIP99q8OpeirAYTs=; b=RI0ehWrY0aDn7jKbvWAEB4fPLGnrI+yCcuqaSv4y/2rLYT2B/p05zZNF58IiLoLcxS INGc8YOdAQgDFvfqIRO8SABUBIG8Lek2LLVAcwGq3Ab5EcNUtB93o0SR8AbmyuzKU0po QG8bDm25z46Imwath3hu3EjJU+yMlTlicITvodlV5x5+7M3Wqv9AOeHoA2FxP5ETC7N0 s76J7KqVbDq78b7pIVM7ZpoeAqa1bWWa9k39m1vFTnZibBau1juLtn3rTe5yay9qHrtq 4oMMm2dIJiJfF85333K8i/AgXPF+siNlSgL7pu2KziUiaUqaGGb3OBtv/cRcUnLK6vE8 Y6ag== X-Gm-Message-State: AOJu0Yx4GW/znPS6B7ftHMt4tNBar1PBCm6STBHm3Tko3vcDQnMQNJQr aPM3Ol2uIa3bL/KOf8pn0/SYU21JoteE8kDXvMWjUjUbyiMVi0erhuyrcQqll9LbXQbWLNRfp5g xTNDT X-Gm-Gg: Acq92OHYbwnT0//yFRNuw/z96D9eG6uHaDEg7lm/5cpHXNeqq4Eu7gTCRdrWakHcO0m FOCrDuNErtbOjlytI1pecqw6LzmIePcTxEUS2VN2ZfubvkumiWqJyO3PC8XHc5Qq3RHcKIbUs/W pfbYukJ4EemWN60QvP5jlPVVHPPhhM5XrdQ5LHQdYEh/WSBVD0b02cdGiz1jqb1dnlCu0NLem5K 4ehZ3U+r6QnzdMAstVMD3jjyX5hBHzXhxut3FFK7yeXJjs2GOZePUlNPbSj+fp+IjFt8Rlvk1t5 lRhO/p93623I9uhlblg1Ntb3YvnKCC0V4ZYA95dPkzCL9I3udkcPDDpPvWIP3rZDOjJp4iMjAyT 5+56Gl30/IfG5YN8wzVjeY0/dQtMp2fAS64JPw1ZA8EeslbEgpA2pF+/smElgl+FaXJZuaKAdbG IguerbKYoXQVFRt3mAU0Xj0bcMbbpR5KVJAcdqKgRxZmmM/bul46tcM2BAJUmTl3PYhfcfpYJf7 Nd00udgS9pKKIj6RzaRg5V/RfJcJvI6C8e51bffJpSoTbQhDvQPffsbKRjz1PjIdPn0SphmaEiV TybpF055ACAKGDVHoJRIY/F24rU6Qv3C4yc= X-Received: by 2002:a05:600c:a088:b0:48e:5fb8:f80f with SMTP id 5b1f17b1804b1-490c25f9100mr28298805e9.24.1780640957790; Thu, 04 Jun 2026 23:29:17 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:17 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 06/14] arm64: dts: st: add can1 pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:34 +0200 Message-ID: <20260605062900.368376-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the can1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 22 +++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 05bd07a0a561..4be01a6574c7 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -331,6 +331,28 @@ pins { }; }; =20 + /omit-if-no-ref/ + m_can1_pins_a: m-can1-0 { + pins1 { + pinmux =3D ; /* CAN1_TX */ + slew-rate =3D <1>; + drive-push-pull; + bias-disable; + }; + pins2 { + pinmux =3D ; /* CAN1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + m_can1_sleep_pins_a: m-can1-sleep-0 { + pins { + pinmux =3D , /* CAN1_TX */ + ; /* CAN1_RX */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7C5BB407CFF for ; Fri, 5 Jun 2026 06:29:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640962; cv=none; b=OtlxDYt+NmYENgd/GmT71tOK9VpvjMWBJ5voQ2ev47mhDRyOKChTWNIsVX6QM2E/FgwMkPtZlZYy1m8BXph2mvQbGkBi8ZDLLmjD0iWvppmfRR9CM17O1Hhb30IpPKDEXZDeJaODmIaDN//z8xBBKujiHFTdBAGawSscoVrB9gg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640962; c=relaxed/simple; bh=6zuYDkkbdS7/04DL+lA+SktZDCLWIJ6OBZecU/rAVa0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NI7j2yES626hIy5VYdLex98gdMN4GKY1s/AdD4gr8XYwXd9yVValx0Et4ILrcihK7L3OAojSLB267yNkKVdUD69e81ZEFKi/VFkUgZPgXxP+A/f4rk7wp/Gpqttw5Uy2i9ho4L7N0vcgvC5kG63i99HV5E9x/YIA67dU8ncHNnU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=bxZonteU; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="bxZonteU" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-490ace40f4bso18018875e9.3 for ; Thu, 04 Jun 2026 23:29:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640960; x=1781245760; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=RQ9iUdpaW/UgRLg2/BpFwjAvwsUvVTg65Q7BjB387tg=; b=bxZonteUQjmGThJvsq2A71g0P+iIFkb+NEDN+Vu2FgF8ZEEAw63qXdpm44btNv4N4/ nJZM3LIFclxynZ4RMufrQaHvU6psQrpC7uVLDOhAfDlMSrb4fDeo8CwfHGVzEzn6kzVr VWeliV1JZXobxUCEAqX0q1z5wad+Fqlv+CgTU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640960; x=1781245760; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=RQ9iUdpaW/UgRLg2/BpFwjAvwsUvVTg65Q7BjB387tg=; b=BR6JuzWc9X7h/cMGJAKJgPFpc2WmazEzPYFqW6zhlTPYh173lL3+THFuNUWQEUPqb4 IIMakbvBA/tf3T1BfiJpRf5T0jCB2BAUt60Znb/VRaaAmaBMDxLDUZMQplNOZJqGe88M XckJkcHZx8cnvYhf532CmTS0Rjx3MT1vx9doU9dXU+Vh6TYU2MeIf4Zx9EQsrzdAAlXl HLjIZyRGUNzta6iCZiFtmfs28RyU/Ey+TQFdCQZEEtVi9xAmjNrZ/Klagz0/F2/cFS+3 ADEsungW+3LdzeGNhtNoZVwntNeJwAqcqCxeiXGnZcn3MKs2QxeMHRzMMnrCUh5TMztx SzxA== X-Gm-Message-State: AOJu0Yypp9q9N8QjtPwBpadbQtr45sNkU1IweLxXO9WSQ/qtSdd3jvJ0 K4nvVmdtGULBh0olWJNJLU9t17Fi9PCuEXNXdd3yS4P2u4rLCZ4+KCLDXW1Xp3KuSQkNneO/Ng1 C7PFE X-Gm-Gg: Acq92OFbKtR/q6VXSeXhpRqY4h3XC99qN5tTqczeTlw2jLhmFIcOtrMX1kn105Z7d77 kRxDQFZsv1FMrCaMNVcY81GhfLMvmPK8FuYRvmcR6oiz9b9T6o7Kg/Leyfx1Ti67iwccGhY5AwC HACo2EgwCBLPkCdYgPY0Z4KuI1x+BmhUT7tVbN/yW9z2163JV50m/W43UoWUwQQymmVlkEMicyi op9JE5h+7scCpSyijhC6AWw5NrTMbRkeCgx1mq8pC25Cvevgz75Nh/YQjjWtGjgsYpBDbLeEDe+ gwiqLMAAL7P6V2RJv3V9zfz5pZPB5TFBnfFczfWoA42smOb+CwiX5zUjmTwmfqhMFJ8fstbpiDL alrl12RMAr7XGECbk73xazjoAmYk2K2/EfEgTKnGicq34y4T1nZWDU1+jYjmdp2JE5Qyzsj0zRP owJu8NUjScoTLCO4hhve/TdZneLdjpTh8AwggO+uhPaXEvK2o7deC/j68lZICtUyDqTOoYVv0Lr KyeYqW44agvkDfvjRL2M9V5oDRx6ZZKvLVnP6XPAfKe4BkJntREUskNTRQXawY49V82Zf+VWVtn LFP/0DY9E5842sPSiE0jOXlRqwH11Oi69wMJ7sfHhzmZEw== X-Received: by 2002:a05:600c:83c5:b0:48a:7a10:4f17 with SMTP id 5b1f17b1804b1-490c258f424mr30412265e9.6.1780640960028; Thu, 04 Jun 2026 23:29:20 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:19 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 07/14] arm64: dts: st: add pwm2/pwm4 pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:35 +0200 Message-ID: <20260605062900.368376-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the pwm2 and pwm4 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 34 +++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 4be01a6574c7..eab8ebe71660 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -433,6 +433,23 @@ pins { }; }; =20 + /omit-if-no-ref/ + pwm2_pins_a: pwm2-0 { + pins { + pinmux =3D ; /* TIM2_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + pwm2_sleep_pins_a: pwm2-sleep-0 { + pins { + pinmux =3D ; /* TIM2_CH1 */ + }; + }; + /omit-if-no-ref/ pwm3_pins_a: pwm3-0 { pins { @@ -450,6 +467,23 @@ pins { }; }; =20 + /omit-if-no-ref/ + pwm4_pins_a: pwm4-0 { + pins { + pinmux =3D ; /* TIM4_CH1 */ + bias-pull-down; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + pwm4_sleep_pins_a: pwm4-sleep-0 { + pins { + pinmux =3D ; /* TIM4_CH1 */ + }; + }; + /omit-if-no-ref/ pwm8_pins_a: pwm8-0 { pins { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 43C39409111 for ; Fri, 5 Jun 2026 06:29:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640964; cv=none; b=IZA1bm9+TOOCT9G1lIeaLYoIm9U0vDsuiLFNH0Rd9fJu2OYEEwzL/pYru67GmVZ5T3yHLmfzsZUEDq8601VkWw428b+A2rdTV1epywICgLlN317N/9FxKCE60NELmXJN1PAQEFWiEshXgS4wUJucRSLdWMIwds5iBZLhmst+7Y8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640964; c=relaxed/simple; bh=smK0LMyu8EXiOot7ocNTu7szAih1Fd4nfquSIb6ZAtE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XBN/7JKaslHvWLQPXfNzhQhxaDgvp8NmYFygw6tqOS3KnixlDQpaekt6nUvgTxU227Ni29PxxlDxQGj85utIDrMBonzLqPyKuT9MIC0hWXMyShYCeqBEihACZMNcvR1EFKLNSbzGvGbZdMK7fPtpd4eHB2fzwfcYAvV48o887TU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=bwisa5g6; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="bwisa5g6" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-45eeba68948so991795f8f.1 for ; Thu, 04 Jun 2026 23:29:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640962; x=1781245762; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=DRVbzjeKV1ymytOpSDZJEn1esg8I6P0sJ/LROeeCjqc=; b=bwisa5g660dw/PtapXv5CUWSueQOJkNiSGY8NIxH6cQGUktSEqERbtV247gXWh5k2M CHYCXEWgejSsx3ugPNETw7a5ewDD1OS0Orp2g0Kuyt8d2nT7rNALky3ks2RTdGvngwPU fSDrTfuZlRcCn+0nWcE4C4fSJefop3ylLN+mc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640962; x=1781245762; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=DRVbzjeKV1ymytOpSDZJEn1esg8I6P0sJ/LROeeCjqc=; b=bUAAe8B24BsqhU9uYhNi5wZX+oNFGZq53+fEpJIO063EpZK/zZNZn9NbDkdQYKKXKK mNg5cxC4nUrn860V6yr6v+rpdAz9+UgbmKiCld8pBPU/nmicMiEJJ5Vn3idY+VqPC8M7 WtFxPWxScLN0a5ziqXLstbrMfc2Mcbe0hbsw7saGmlV+d4Vu5QyazAb3ozT3GAeBopLI g8KE8Qyfom1j8u2tOul6wn2YpQBVmmtZeJZL3AV6Bh97dgX2HtZj1m1WzNLDsz9vNUhf 5C9gi4MS0/221ibuR4wiy0DKp+yufdHJw2lt/93S2rpnAy+eAJaGkFWdAtzk2i3bAmzO oGJg== X-Gm-Message-State: AOJu0Yw3BQhGHBhGcjciSQNLG0uEvux8VF1C9EnNJb6CZY8ckilISml2 dWcxspv5rYnGqOlp2r7KBLB7+Co1fszqd2lwOiMX+2y53ONcr2OcOAJmvTkSSDfaH8IRxC+FMRw X+Ujm X-Gm-Gg: Acq92OFTwBWqVuI6B3BuRP30/gfsyOriKE0NAQyOuAUARB9Rxet1lpFrWKPayxI3R9f JJQhHUukmsJKxR0as+UASZ+msMirr8sxJR+OtWyBMnwZFbgB/BU4hghCla+0zghkVaLkZVxr5u6 zxEt/jQGralIzdqgt1t5FIuUxGYJjlf5Hb4nw0BqndqXdLrIRnUmfsToqqMwewwJuYQbRMuVM8m 7i1BrvRtfblZygpvD6Y3RmgjZqmdZMUR9P9tehLp52nkZuy2AHc8JC5eFlkG6tgyiefMBJm2rdX XmtHCYNYAMpM30xHuHsjRXVLZXykvlZgLJX+18HD2kfWrzs9KiaAImwXRkrQegSfc2yoLy1UJpd v67jrTGyFijY53YPIWOnt5A3WnWxpKNX3vV8EpTDjD1XkQHUi+fsEulHoV3M8OOeZr8ZIy2pCw8 mc3YdJGmK9SF2WPn2vxRVCD1PzNIzxPA/v0agCyjqmt+eIHZrdd76CCPkdCMIdZz93aM1Cl1hYn +ZkqxUv3DkG99mHuYRkYf+30PhOH0/XLoPsV+GTAdaGN5258Tn7PyU+TdR8Wyh7+m9aHPcqbWfX RI7QSpVtRZGMa5LzirrKC0IZXGj4xuBNtiJIwxeG4yRmQA== X-Received: by 2002:adf:fa89:0:b0:453:e3a1:6580 with SMTP id ffacd0b85a97d-46030501f74mr2325451f8f.25.1780640961700; Thu, 04 Jun 2026 23:29:21 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:21 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 08/14] arm64: dts: st: add sai1 pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:36 +0200 Message-ID: <20260605062900.368376-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the sai1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index eab8ebe71660..ab1e62cf2bfc 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -520,6 +520,51 @@ pins { }; }; =20 + /omit-if-no-ref/ + sai1a_pins_a: sai1a-0 { + pins1 { + pinmux =3D , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + ; /* SAI1_SCK_A */ + bias-disable; + drive-push-pull; + slew-rate =3D <1>; + }; + pins2 { + pinmux =3D ; /* SAI1_MCLK_A */ + bias-disable; + drive-push-pull; + slew-rate =3D <2>; + }; + }; + + /omit-if-no-ref/ + sai1a_sleep_pins_a: sai1a-sleep-0 { + pins { + pinmux =3D , /* SAI1_SD_A */ + , /* SAI1_FS_A */ + , /* SAI1_SCK_A */ + ; /* SAI1_MCLK_A */ + }; + }; + + /omit-if-no-ref/ + sai1b_pins_a: sai1b-0 { + pins { + pinmux =3D ; /* SAI1_SD_B */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + }; + + /omit-if-no-ref/ + sai1b_sleep_pins_a: sai1b-sleep-0 { + pins { + pinmux =3D ; /* SAI1_SD_B */ + }; + }; + /omit-if-no-ref/ sdmmc1_b4_pins_a: sdmmc1-b4-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ED0F9407571 for ; Fri, 5 Jun 2026 06:29:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640966; cv=none; b=OLSwS+UdTrFp2ZJHGLJQLDubjlB20R7Qm8Jq9MrNvPURVos1Hc8GremHQTVcYTTNEPsSLLF+98ZY/BhJXUekUvDMG7UKiJtnqRg0pG+dbhODNMBisPx/j4srlu6XyfEUcFeXJHWKPNt91kzXAk/qGibJLIymVVUyAR753bIUuyw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640966; c=relaxed/simple; bh=0CbxIVBYXVwiSrXOvX8E9FYo1CJPet4hsL45pHulX6k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SrDSeEgV/8usuaeb8T8Bn+TjFvxbexRBtYwl9ClbENHWh9hMWP9AigizlNTRbVNJuMqPXebdgwdwYkG+oTkKKKYZEtgiX3uxq0mOvQ9jHSqf6HUYXDC23JmZMyOtLzCaXWQ8cSLCxKDobf+nDzGldwD5zy7dAmGp73emHeh1260= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=ruYxvIIP; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="ruYxvIIP" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-45efa80e0afso1209055f8f.2 for ; Thu, 04 Jun 2026 23:29:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640963; x=1781245763; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kXBts3WbuCXiU0EHch1WC7B0zhmdg6BYHc3PSPue6D4=; b=ruYxvIIP6fSe6GqRjMxWIE15eNqGOtCVjRrAogbEcw+gHqD7GFSsx+Dh8VLewgVi/r nix9A+O16FlaxsnnEgXgMbK16rVQnxPGGoZ8kgyF6KYNtfo4RBLW1izoH6wdrkF3r74l SBEFmqJsbIASNCJkKpu+VTXTqGxhb7MzYSZgE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640963; x=1781245763; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=kXBts3WbuCXiU0EHch1WC7B0zhmdg6BYHc3PSPue6D4=; b=LMnA+69mtBwiZvfYPeCzx1xDBG77A9m19M1zIjzn4xvNcXCyDmrouiwAYSo5du8gSi N/uoLQg6tN8d7XThk0qGguifArNabJWNYEz6VRids3eMsNr7zehVAZZpVJlXY7T3uAcq 0YhCIczl3vmUhRA5zTbVuTNDD1NSIhxpPqEImUEW36f4ARLcFrFarxflcENgZ8mtbZbh 8zUwH5d0GdW/m/PtxHbSP8o89xcWIG8x936BqzauNjba7Rqw19VHwvwni5TRoRwiAfr+ a99EbwsAx4yJ8p1UbroY/wWZ9X4fVzicM8KSkWqhYpLMxCjVUHvps4L+eB7z4zz36dbc HYxg== X-Gm-Message-State: AOJu0Yw5+zdLUxxSvxOB1szUbhEadtzFtTS3qaJb0T8eWDfhWP8hSCdg rrpKFyAZ4DcVVuk+uA2ws8GVUAK7fNq6WOhGBFXyyAUiuKZ5ttPLJF2XPUOuFnp6zBiysYxAho6 GPvyd X-Gm-Gg: Acq92OH4Qs/IvFjvEzqyZP1PcvLH+yGmFR1f9jDiwxj+y3P6Vob/nx/eWwX3l60e39W GfSkQf6h8UVy4zoA8pI8ucKzuNKIuRV6BL/jbnHuPU7TKrJb/Rj9AS2vZBTBEndFkBxReA0Ncfz By35nX5kIvFZGKIYeULwq1zPHLtWXWKOtdRy4PLSfq6zzNZJxbZpAgfHXzjUPDGz/P/eSmp7LJw Dlp+ucp+cxozR9kCuG2GLyO9PaiUH9/h5Nu2ivYj6NoBsr+hUxkN8lDgSK5tE/Ets4AgDxLnBRx ogPYMN+2JyCBoiYxC12e9lDPf3K4heJukXhDgmy5PNsZe3QMCs3y5VrR+pXxibVBIV6Bb+mYP7y Xs6ewgNYJzWYRw4uZUrJSq+LLG6rDjAHov1TvKIeWABkzC2G4QikA3kG2XJ/xBTy5Fs0qGBm+6C jy0mkOWHeX3jRrneJRFouQPG1ssHv0H5mjXH+LDIT7HR76ikvqLc9aiofb8YchhvF0yoGgNydLj jgiHXD4uFeLLJWNSrALT1U7PowsxTFUuBqnPyv6nT8aS3LgvEvLS3itK80FfHN6QqUmW2O1tb5p a4cpcJnLMZxgOt+QvsabK1YJyye6Fv0x/Vk= X-Received: by 2002:adf:e3ce:0:b0:43f:ea25:20ff with SMTP id ffacd0b85a97d-46030751cf2mr2327348f8f.29.1780640963362; Thu, 04 Jun 2026 23:29:23 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:22 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 09/14] arm64: dts: st: add sdmmc2 pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:37 +0200 Message-ID: <20260605062900.368376-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the sdmmc2 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 80 +++++++++++++++++++ 1 file changed, 80 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index ab1e62cf2bfc..62f898a55d45 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -622,6 +622,86 @@ pins { }; }; =20 + /omit-if-no-ref/ + sdmmc2_b4_pins_a: sdmmc2-b4-0 { + pins1 { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + , /* SDMMC2_D3 */ + ; /* SDMMC2_CMD */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + pins2 { + pinmux =3D ; /* SDMMC2_CK */ + slew-rate =3D <2>; + drive-push-pull; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 { + pins1 { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + ; /* SDMMC2_D3 */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + pins2 { + pinmux =3D ; /* SDMMC2_CK */ + slew-rate =3D <2>; + drive-push-pull; + bias-pull-up; + }; + pins3 { + pinmux =3D ; /* SDMMC2_CMD */ + slew-rate =3D <1>; + drive-open-drain; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 { + pins { + pinmux =3D , /* SDMMC2_D0 */ + , /* SDMMC2_D1 */ + , /* SDMMC2_D2 */ + , /* SDMMC2_D3 */ + , /* SDMMC2_CK */ + ; /* SDMMC2_CMD */ + }; + }; + + /omit-if-no-ref/ + sdmmc2_d47_pins_a: sdmmc2-d47-0 { + pins { + pinmux =3D , /* SDMMC2_D4 */ + , /* SDMMC2_D5 */ + , /* SDMMC2_D6 */ + ; /* SDMMC2_D7 */ + slew-rate =3D <1>; + drive-push-pull; + bias-pull-up; + }; + }; + + /omit-if-no-ref/ + sdmmc2_d47_sleep_pins_a: sdmmc2-d47-sleep-0 { + pins { + pinmux =3D , /* SDMMC2_D4 */ + , /* SDMMC2_D5 */ + , /* SDMMC2_D6 */ + ; /* SDMMC2_D7 */ + }; + }; + /omit-if-no-ref/ spi3_pins_a: spi3-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DA21040963F for ; Fri, 5 Jun 2026 06:29:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640968; cv=none; b=Ec67of76TuXeVwVPOOkGm5Dnxcvh5r+Yw/XpR3c1x7LjhvCYylVI5apnWU6maUQp4hNg8ryZEl6buoV4nkjc1/tnDu8z2gxkXBnRKf954dxCZj00dNaHNwApJUh4JaYm29k1I9tIPt9u6SnwTMd3L9/BxNKjrU6yYfOyGmhNbBY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640968; c=relaxed/simple; bh=xm9o/8BeY4wIz/OiA0rY2K8FPUtC6PGvOrywQYvKq+w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Vbfsqx1/dGFlokzfy4d5A7GSwaihwOmnfda0fDmGmOY5WTkrDUEt+9yxY4nlMiG1Ru3/P+aFGhf5Zv3CzYeOlV0h1kjhkr7JhhlVJ4cTSmGJd/l5irwPT+KDinURPUY1BWDnDkQGAV9Z/n1BMRKEiaQgXO+jqYUfuk7R5dAP57k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=ff+5sh2c; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="ff+5sh2c" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-490a765d410so15862315e9.1 for ; Thu, 04 Jun 2026 23:29:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640965; x=1781245765; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rQ4ASpkWIwpAgEFSrqIIvG0Nmxdm6HTzVKFF+4kwu28=; b=ff+5sh2c3+7303UI7o8GBMOaqMDueG1FWxFvWAIAXDxN3NJASdrIdu+JiMdz3V93DQ n7ZGCKXXTR4UIMJvoRZBdqQs0jsA8p8/K36kFe2HfDZrMW/e50gLG96+4gcgRrH/Rb7L zzezWFkQSkFvfazciNWwuYc5caw7y/zf+dBY4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640965; x=1781245765; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=rQ4ASpkWIwpAgEFSrqIIvG0Nmxdm6HTzVKFF+4kwu28=; b=dN4pkmW+Pnk+C1LK4GsfiU4OZxTRYZgQb2JVWoWK6tIQ1sluUOH9yDAwptkM1iUdfr EKZUJKlt/KiSUOcTmNaYhDZfpSYKN9VGip6LmxzOirbU7mZtsVZUHZCEBpCOJ/6SmkE0 njnA8vqb7jqn9ezt2Hmbs1tXRitFST5eEV7kYsmDT/D9hYDYtwFc24BWLyKMYAKHxuqD Nn9f6ZF1vjLmyO5kZKkUy1Goo7qTiEmNsU0NFmgShhnhn7UY2xjVdQF5JAkT7RybXWRx oob4HnXzEl2vhp3+weRoLn35+XR2fgEMPF1pzPBxP3SbnzU+AsCz4csWG24LuYlWFAwH LNGQ== X-Gm-Message-State: AOJu0YwPJI8ZK1cRqnY6tuCVJ22z1UgXxFLWn0S2HTFU62DnmqE+JOHL ic6FQA0OA4aIQicn/5KImKinbdQ2bA3Ym0ZkN0fVfKzxeA6Lb1TShyx5epiz9NOTjEdFM3V1zbc 0iFYS X-Gm-Gg: Acq92OHAhKCgEn9sDc55BzjaG0XbRQRikP5Dqiomo9nHa1iNPDHK2kyWdkJX3PjsvUx mTpLHhS/YkzyrqObtOISTg4RUiKd5Ju1iFnjwvz6oCo46WzuCo7lreeWU4ES+lwysTZQUitwqTz kHvmHgpaHqlrnW3hzouEO01eis7O5vR77pcs6mnuLsHUPXXQiz5ouefREosxzYlIpXWn/L6ngI4 4RFviav7GvKug4lzfgeYtfkKKXB4wQk5SfUym5kw6AxEQ+rAgFabgBB70faRjvpbrAXAU4fPj+3 EcsLg6JBnI7JL+M8003wyqgTsq+N5T3Kjf38C/MuggNJdMgLFNvJTIx3lOll9MGcQkwepl8UvBB R1YCKPdQcxYOErpAgh1eti4yCSro0nf7ZcAzS6YREKshTZGEwWwsXwJdlXIwZ8yaLW410pwNlyY 1vJhdbdpL+xbrdciSVbScYSRZgK/GjHHL5obI2jWgwhFDbz4Xdc2eRmhU8WTHnAfduAeCWl9se/ SFx4h3Mf5ZsHCHmyyQIIw/SOP7DU0Hqh6pLzkP02YcGeiMNAKTpPxHenr0iL4JPFf33OQQWHfhq a5ZGQn5sqUnUDXe2FPz41mSKizfrN4O4zEq5uJZD3t29QQ== X-Received: by 2002:a05:600c:34c1:b0:485:4388:3492 with SMTP id 5b1f17b1804b1-490c25716dcmr26314855e9.11.1780640965299; Thu, 04 Jun 2026 23:29:25 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:24 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 10/14] arm64: dts: st: add spi1 pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:38 +0200 Message-ID: <20260605062900.368376-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the spi1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 62f898a55d45..46c5197dcd63 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -702,6 +702,30 @@ pins { }; }; =20 + /omit-if-no-ref/ + spi1_pins_a: spi1-0 { + pins1 { + pinmux =3D , /* SPI1_SCK */ + ; /* SPI1_MOSI */ + drive-push-pull; + bias-disable; + slew-rate =3D <1>; + }; + pins2 { + pinmux =3D ; /* SPI1_MISO */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + spi1_sleep_pins_a: spi1-sleep-0 { + pins1 { + pinmux =3D , /* SPI1_SCK */ + , /* SPI1_MOSI */ + ; /* SPI1_MISO */ + }; + }; + /omit-if-no-ref/ spi3_pins_a: spi3-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5D7940B6E9 for ; Fri, 5 Jun 2026 06:29:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640970; cv=none; b=CSnA6NTpKaDVp3yX877nJt4dBd2drv3YNHuB+4dc6lARnUWuSAIiP9UrwJ6qJRhMaUffO7Y0bOS/bm1dIRVFcAw0t1iD5P/hP7ZBFIlqPUbDYA5+8WXc3dM9GBk9GLL96Jhr5Ksp+qEHISv+tGdlwOsW+bXWqXxpfuYmgNzxBXA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640970; c=relaxed/simple; bh=H4l2qG+pGEJgFcb/52U52UrJQhd3/X4OF9BCeqi+O+w=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=gg3S/9oWibSnq8R1DJvC3yF/nAIcEzVUPWinrgN42UiQLnkh49uJsVrBltbsaNVIh36y1eaSSZvwRp7Ssfv2s4blTqg+sIgEfogRjlgx3cv/l77LWGz8IlCv/xxdv+VdLupzLoahUVIY7bVR38a3x1Oc1DDM8fS8OghssEDTKOs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=HQgQN/TI; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="HQgQN/TI" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-4908b92904fso17479965e9.0 for ; Thu, 04 Jun 2026 23:29:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640967; x=1781245767; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2Cmtnz5uL0NhcEWKME+3YqiQ1Tn3C+OdDm6ovZMriaw=; b=HQgQN/TIMgauEisgWAXtDihlL6Pukib8DFyYOwCPO0CDCtGRYX3OJEyLIOujUZykwX FgLdljI7fVIv8BQ8tqUZVsZ0klmfDB1bHtU/Uz5YQ8uq/zQqXiZpm1wsoQe5HjDI2lc0 tvDF+yPnby5RC6/nv5FT0ZTadFsd+xBKZU/ZA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640967; x=1781245767; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=2Cmtnz5uL0NhcEWKME+3YqiQ1Tn3C+OdDm6ovZMriaw=; b=UoTbNdcffTHiMhw9T72+FcYgA2VvUOYSfRi3hUMzx5QPochbT0TmOpTVWKX+DJ7g79 qfCu2+JjctG/ou6RSruwF+AaBX5nTUWAZtCv9YDAUH8YHdKbfHrmLPbFAy4/Xa8KwVoz tXC2Y26igLgj8aoHwzwViWe8gz9FLif3NgzRgDIJnKtM1Ug7aIZG0hsb756Xh42f6+4y 0WUacuBrilW1KuDc01wtLfi9xkOM66INE+eKpUDvFJWGZfuVYB1re1V8L8CuK7bC1IyY JdxGdsUqHZCZ02kgvxlIygfInJZKTNaw0jmCZgFT44irUyUqz9AUypF0VNF/8x+pvBQk Wuxg== X-Gm-Message-State: AOJu0YyRaun0B7FCFqQ+cyb711DO9/RJ3HXNwDorpGZqZOmhkLMBsV+K 2D6ZYMBnB+YgRnLmO3dQ+hCzuFVaHpBlxBjyHP3X0aPQmPMezkI/EXCz1n8/W/KT99MnxPla/W3 +Iz0v X-Gm-Gg: Acq92OGYx4h1FfRqTvqnRQfSM7o9Q8V2HfEbad66HQgiRXctE9GicM3TQJQ0KRNBmgZ zvvg4HqidlEL87HXdv9T16dpgX9ZztY56NsFqSHCgkUNUA+FA5GwYe8zTKUeZ2vzai8CEQK9fjL g+uepqGz8seUeiaBsHfwZY103IChefhv1AeCG4KLvAhBz72AtHpyjWND64AWqV9+FzusIqwCZ4V DlRJjNrgyQZnotcrcnGyP1lronvUoTp67X+OGfbvElWtv6lNtc3SqEriSmWVWn16/174S0ru1op 2x54T/TkMT2m5zBMSzY+OVZnJK+LR80aryk1B/zyRgRlf9l90kDrr0ZlAYzrFzQUWIwL4Roz+XG Vhy+M/YsAgWJxG9pehAM9O+6Tw0QIYUs6lzwEFPZtnAQbwuSSB6mZMYKU1Dd8o7IIwI+iMyDLBx 2Trpv4lLJbN0Af0e97athsibsdLibVLRbc9tKympL35Al23WnVWDlutSh3UOKoo6x6ToDfrC7AN Ns8BS0I1PD6qZDwY8CsxeMLjWsfOSbbLgklzF8Z9Z4TagCiIiq9vyc63L0tMCoB3ruJUk1LtPfJ ImkMJ26rcCnGfGfS3TmBGM9HhaAAisMDf5976ajwCU8Y4g== X-Received: by 2002:a05:600c:818c:b0:490:b0e1:2161 with SMTP id 5b1f17b1804b1-490c25b39fdmr31776185e9.2.1780640967237; Thu, 04 Jun 2026 23:29:27 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:26 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 11/14] arm64: dts: st: add usart1 pins for stm32mp25 Date: Fri, 5 Jun 2026 08:27:39 +0200 Message-ID: <20260605062900.368376-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the usart1 pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 33 +++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp25-pinctrl.dtsi index 46c5197dcd63..a72c458b2c6e 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -766,6 +766,39 @@ pins { }; }; =20 + /omit-if-no-ref/ + usart1_pins_b: usart1-1 { + pins1 { + pinmux =3D ; /* USART1_TX */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + pins2 { + pinmux =3D ; /* USART1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + usart1_idle_pins_b: usart1-idle-1 { + pins1 { + pinmux =3D ; /* USART1_TX */ + }; + pins2 { + pinmux =3D ; /* USART1_RX */ + bias-disable; + }; + }; + + /omit-if-no-ref/ + usart1_sleep_pins_b: usart1-sleep-1 { + pins { + pinmux =3D , /* USART1_TX */ + ; /* USART1_RX */ + }; + }; + /omit-if-no-ref/ usart2_pins_a: usart2-0 { pins1 { --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7369440759C for ; Fri, 5 Jun 2026 06:29:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640971; cv=none; b=ETxXXhnP8JI195wwnqhiOTrYs8KcXak2vswU5JSaYzcsj2B10nbaLDffTDvzF42xAALmbANYcMQkkGOOMHB1aExhvT1jURGRS0+9M0zSpfGwPEcdON4byx6xsCNmzsMNmMgKmtH7GK9vHL/gpzPfNCR/WVzSnBK8ieBa90iFGMY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640971; c=relaxed/simple; bh=xtNM89rtJQ+/7mpEoXGRfWZLOkGhzco0rN4pEvdsp24=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=uQX9vUR02jRd7lpebDTjSGTfT7vTQm2XPPNT89BgaVEkTjSblaxoYc+ike5r9socLH8L45OjzbY3vXnrpQJ0C6pGzmU0+IHirU5F9ZKLJFe5oa9Mgs4/reIzK/NohrKskDYof5+jerkhA4U6epx3Ynok1B/qTvwnUsCogM2Ytl8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=bMvBgj/p; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="bMvBgj/p" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-45ee5cdbd28so1646708f8f.1 for ; Thu, 04 Jun 2026 23:29:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640969; x=1781245769; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=mclTzGDSUSSOxUF84WDRq2fQHJYlVhvXl7S+nUy/YMg=; b=bMvBgj/pGZtdcTUXDiQ1saVOyomEZ9m/Zw8ThEkNA25noByRqDsHipZW6m5ax3Czns /VxFt3d/GlXKy9AS2FFqKuu9e2up5GZA8nZk6mvL+5VkzoTRplJpc/6QwNC3/gfZ9wP0 qC5T6lqFb1zkbuxyVZ5K9+/vZw6T1jS7MXDAU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640969; x=1781245769; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=mclTzGDSUSSOxUF84WDRq2fQHJYlVhvXl7S+nUy/YMg=; b=cJAf4AmorABtY1wA9v4V94EHa4yf/iShqgL0xZ0CV+x9+ELXKPA5oAprWN3rMcEsVa piK+7vBvjsPXjQzFWPtRKwaP9zUQoXAE1k2kJ337sNVwBciVoN2Kr7eVilUfnEZ0/WYR uK5wX6SF168DdS/dijsWnIY+Ic4I9MMbyjmGouGGb4zd7ICCV0GY4oI9LoC2VYVyzsze AwoEw5H5VwkS6b/9A2NBJlg45YkC/It5QtKlbHljacoWTEF7fsLDkODbYV56I6jEYcQq LwDib0a1RgmMZGm4zswHeu00qyvooGAM2maoujrfra1ZC/PtmMQnT7xb1i/SG57hX++m SdrA== X-Gm-Message-State: AOJu0YwJ3emtzd9YuCgxvicP6FEGSSrxW45VW1zlFKHhc6N5VAsBC6+y 2+8VwTyV4lM2Bc+SpyCQurmdrZ/RRCxUXndccIVONso+8oZhW3IU66emGMaxf42Y4feyM5gE9DN nvzvw X-Gm-Gg: Acq92OHVUYf0pfgUqLmIkkhzpLXtb0fGmvNslQNMrEiuHKnvR9GnHHXa6GN2Ez5u/1M ALaGRkvDziLtB4zWX54m7EnRDJhRMNLtQeGqkwBQFkhm1x6H4AzE15ErlbLBlJnGl1GlT4VGG7f clpkWZuMt5UUxDLcW9RAZCSStWZmF7MrSWrJbfBFaOPy5zUklb9B/C+WQStiXe6g6A+q7hor/gu DpjUpivZZz9ADM7Tm8wdGsf5dFxADl1HJM4lF/2TJsWHE99MVV/7ttgUq1TXzenFtLk10UtbM4J Rtl/bWhyB3dWj6Jk/r9yE3x+nF6Y59X7vyCnl2ymTaXgAOmysrV7UyDDXzsCoCzq96nD5kwNX8B +DMeZ30AJ//otk4GKNgIZNUEFXV2j3Xji2CS62fRo0JHknuYttA/J8ODG8dj7iPloDJzzsX+j6m ZAy+r2ShceNSyRz1vz++50lw6ZL2e2D4N1m9+jDVvkWIvpPDpc4zm3qniEE9y0Bct27Eg0tG65t vmGomYDTc9h8+cuvau5O79IrZUd3y21Fd2ND0RweohehID779E4Cm8Lrk5vm7a6yGsow1n18eKI FxC21tHciiDPpH0nS4Q4Vw0wuA0EdYEVuHA= X-Received: by 2002:a05:6000:400e:b0:460:18cf:d49b with SMTP id ffacd0b85a97d-46032dabbc0mr1671442f8f.15.1780640968980; Thu, 04 Jun 2026 23:29:28 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:28 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 12/14] arm64: dts: st: support Engicam MicroGEA-STM32MP257 SoM Date: Fri, 5 Jun 2026 08:27:40 +0200 Message-ID: <20260605062900.368376-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support Engicam MicroGEA-STM32MP257 SoM with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM The SoM also provides an Ethernet MAC, but Ethernet support is not enabled at this stage due to a known silicon limitation documented in [1]. This corresponds to section 2.21.2 ("ETH1 RMII mode could have CRC errors"), where CRC errors may occur in ETH1 RMII direct mode when directly connected to I/Os. The workaround requires use of the Ethernet switch (ETHSW), which introduces additional DT bindings and topology complexity. This is intended to be addressed in a separate patch series. [1] https://www.st.com/resource/en/errata_sheet/es0598-stm32mp23xx25xx-devi= ce-errata-stmicroelectronics.pdf Signed-off-by: Dario Binacchi --- Changes in v3: - Fix a typo in the URL .../dts/st/stm32mp257-engicam-microgea.dtsi | 64 +++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi b/arch= /arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi new file mode 100644 index 000000000000..67be66cd1930 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea.dtsi @@ -0,0 +1,64 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include "stm32mp257.dtsi" +#include "stm32mp25xf.dtsi" +#include "stm32mp25-pinctrl.dtsi" +#include "stm32mp25xxai-pinctrl.dtsi" + +/ { + model =3D "Engicam MicroGEA STM32MP257 SoM"; + compatible =3D "engicam,microgea-stm32mp257", "st,stm32mp257"; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x0 0x80000000 0x0 0x80000000>; + }; +}; + +&scmi_regu { + scmi_vddio1: regulator@0 { + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + scmi_vddcore: regulator@b { + reg =3D ; + regulator-name =3D "vddcore"; + }; + scmi_v1v8: regulator@e { + reg =3D ; + regulator-name =3D "v1v8"; + }; + scmi_v3v3: regulator@10 { + reg =3D ; + regulator-name =3D "v3v3"; + }; + scmi_vdd3v3_usb: regulator@14 { + reg =3D ; + regulator-name =3D "vdd3v3_usb"; + }; +}; + +/* eMMC */ +&sdmmc2 { + pinctrl-names =3D "default", "opendrain", "sleep"; + pinctrl-0 =3D <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; + pinctrl-1 =3D <&sdmmc2_b4_od_pins_a &sdmmc2_d47_pins_a>; + pinctrl-2 =3D <&sdmmc2_b4_sleep_pins_a &sdmmc2_d47_sleep_pins_a>; + non-removable; + no-sd; + no-sdio; + st,neg-edge; + bus-width =3D <8>; + vmmc-supply =3D <&scmi_v3v3>; + vqmmc-supply =3D <&scmi_vddio2>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status =3D "okay"; +}; --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3E9D40FD87 for ; Fri, 5 Jun 2026 06:29:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640976; cv=none; b=jXzGnXWlQOpSAU1tJzJOfSuafnna8HOLTCa+jx5dq7Id4gOPTQinpJjNSnAudtYKwf5QN5MVWnanaJad9NzdXJ3zMgMbqF92weSgX83MRDxYcEtSwvXdQljiT7ewhDBjUNcQq2JakpHG217sg5EqMYErHC2F4dwGDtwAXmyaPZs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640976; c=relaxed/simple; bh=B8lXP6QX/fUuybU4ArkvFEq3z9Vw52YZGqthRiVzzqY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=nOFjqHZQGxOlGqzuutyOTfmltP6cmlWi6Gyp+tKP5araxW4UWqho3ZFEQUq92sSgaLHDqQZGvQbCbC8rUJ8QtTHzMBCiHxRayNG2VEg541bhH8+lkPGr2ZcZfOVUB0s1DFQDSEEINghWziAPVhYp5iBRp9SFbxoCOUwZweZ0FQ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=NJuyNjiO; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="NJuyNjiO" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-490aebf33e9so8107185e9.3 for ; Thu, 04 Jun 2026 23:29:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640971; x=1781245771; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9+mQ1hm0gN4dl7tUeK1zZy9BpMYpmNER+WcsKY4gIDg=; b=NJuyNjiONGOYiBbzJVCwVnC8SIzl8DL1Fm5/EJMbgq0OIH6eBZ8OXbe18sMxFZvYoX 756W4mVYTZYh1NWElauw0JsQSIQMZ9E/mDqNglUtzh3RonLXk27wHg2C+oBFOULFpk1B YA42Uv0NHqBgQLknNLmmjSJ/3wHcg2KdR0B18= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640971; x=1781245771; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=9+mQ1hm0gN4dl7tUeK1zZy9BpMYpmNER+WcsKY4gIDg=; b=ro7SaA3ExyZtvo7XsNSfkWyMbPXDFT7r1dwyuhGoiBX5bU7SC5Srpml+eYPKseZL1q e/dObkpAEwYFfqIKXahG9/O+IQ36joMJrfLXK05QvCLvR1w2JC2ZWTx1p1Gsp07HaeHM lRQZVN+XRtAhrYwcP27Mo/BwHWtBpiTS4ZG4w74zzMpOfaFEMcc32/lCfKlni+o+35bM BSkhul6La5cFT9iD10JJHSNP94moVZfklrCG4la5ZdHZbPNhlKizhpsSLvLToLYgRoWo yZxgej3VWUBkvkJVB26Qq4ytw9DonU1bdMyoQT4/Zq9x2fUEvF9okIxmjx887txg9qSm rq1A== X-Gm-Message-State: AOJu0YyBo3NEG7IWtgu+Jf3jYZnxK2WtOs17ju4TImqa3Btr6iEjogQe 1sRnS+6SHHO19iL5WVYVXrnhXqTgx8ydtBevRB2B47VArqspXJ9XAzUvFAbjViazlRk7Sm29r/2 lp4n5 X-Gm-Gg: Acq92OGFMtAlIObvYz8mew2eLjN7WenA+MBYcUOnmMb5nbM3pj95QNL9Rf3kfdnbLRo qsa9yaaHhrmqiG/MMTco0MERl2RkTxnuoXT4DCwKyAG2CY5vOsP8Mw+d1rmdvkg87wVTxd3sWVZ JL7I040E2Kh7w/TjBZJ+Lgp4qe2nhZjAV1djMB9kYqL6fjXCcCN2b0Saflezx6EBydbma2FEFsL xn11OgRri8Jkg19HowHtY1qepcQAD2KvhY8cxcxdZb/serP+BXdAV0kL+qZKnNCqGWDTp5PKMzw s8QOlbVp/EuSZgF/dQo1zAIZloesoMmWxp4DEknflYdBGqpn6auNCu+TO6XU8DHAcxOFGByW30z J04gF96BNOi6NUAGKF6G0HbD3KXjcwLDuLPfNrN5fnbDywBRDHDsvPfeLicRmdPu5DZvBEX/R1u nUTKhWc9pDzgCWVvnWA8GQ2CyPMBuZaZd4kOUE6CYVnFRCNjH2nEuk884yI5RSFdZt00pHTPzoY EGlrY0EPzcNXnEkKnObR/DuUR8XV6Sf9UFCnme7HszXT+VEFCLStC+Ki4nzFk+po+qISTPfPGs7 ysCoH2JrtJMUaHAQJopO/4bah+Aikle0zRw= X-Received: by 2002:a05:600c:4708:b0:490:bde3:d112 with SMTP id 5b1f17b1804b1-490c26038e1mr27399005e9.30.1780640970948; Thu, 04 Jun 2026 23:29:30 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:30 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v3 13/14] arm64: dts: st: support Engicam MicroGEA-STM32MP257-RMM board Date: Fri, 5 Jun 2026 08:27:41 +0200 Message-ID: <20260605062900.368376-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support for Engicam MicroGEA-STM32MP257-RMM board with: - 8 GB eMMC Flash - 2 GB LPDDR4 DRAM - CAN - LEDs - LCD panel with touchscreen - Micro SD card connector - Audio codec - Buzzer Signed-off-by: Dario Binacchi --- (no changes since v2) Changes in v2: - Drop the clocks property from the sai1 node in stm32mp257-engicam-microge= a-rmm.dts to avoid overriding the peripheral bus clock reference defined in the base SoC device tree. Suggested by Sashiko. - Reference the existing labeled nodes directly at the root level using &sai1a and &sai1b in stm32mp257-engicam-microgea-rmm.dts instead of redefining the entire node structure and redeclaring the labels. Suggeste= d by Sashiko. - Drop the #clock-cells property from sai1a and remove the reference to sai= 1a from the clocks array in sai1b, relying strictly on the st,sync property to ha= ndle internal synchronization. arch/arm64/boot/dts/st/Makefile | 1 + .../st/stm32mp257-engicam-microgea-rmm.dts | 319 ++++++++++++++++++ 2 files changed, 320 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.= dts diff --git a/arch/arm64/boot/dts/st/Makefile b/arch/arm64/boot/dts/st/Makef= ile index 63908113ae36..386eca593c54 100644 --- a/arch/arm64/boot/dts/st/Makefile +++ b/arch/arm64/boot/dts/st/Makefile @@ -2,5 +2,6 @@ dtb-$(CONFIG_ARCH_STM32) +=3D \ stm32mp215f-dk.dtb \ stm32mp235f-dk.dtb \ + stm32mp257-engicam-microgea-rmm.dtb \ stm32mp257f-dk.dtb \ stm32mp257f-ev1.dtb diff --git a/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts b/a= rch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts new file mode 100644 index 000000000000..0212c03aae1a --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp257-engicam-microgea-rmm.dts @@ -0,0 +1,319 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026 Amarula Solutions, Dario Binacchi + * Copyright (C) 2026 Engicam srl + */ + +/dts-v1/; + +#include +#include +#include + +#include "stm32mp257-engicam-microgea.dtsi" + +/ { + model =3D "Engicam MicroGEA STM32MP257D RMM Board"; + compatible =3D "engicam,microgea-stm32mp257-rmm", + "engicam,microgea-stm32mp257", "st,stm32mp257"; + + aliases { + mmc0 =3D &sdmmc1; + mmc1 =3D &sdmmc2; + serial0 =3D &usart2; + serial1 =3D &usart1; + }; + + backlight: backlight { + compatible =3D "pwm-backlight"; + brightness-levels =3D <0 100>; + num-interpolated-steps =3D <100>; + default-brightness-level =3D <85>; + pwms =3D <&pwm2 0 100000 0>; + }; + + buzzer { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm4 0 1000000 0>; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + framebuffer { + compatible =3D "simple-framebuffer"; + clocks =3D <&rcc CK_BUS_LTDC>, <&rcc CK_KER_LTDC>; + lcd-supply =3D <®_3v3>; + status =3D "disabled"; + }; + }; + + leds { + compatible =3D "gpio-leds"; + + led-0 { + gpios =3D <&gpioh 2 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + status =3D "okay"; + }; + + led-1 { + gpios =3D <&gpioh 6 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + status =3D "okay"; + }; + }; + + mclk: clock-mclk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + }; + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + reg_ext_pwr: regulator-ext-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "ext-pwr"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpiog 0 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + sound { + compatible =3D "audio-graph-card"; + label =3D "STM32MP25-RMM"; + widgets =3D "Headphone", "Headphone Jack", + "Microphone", "Microphone Jack"; + routing =3D "Headphone Jack", "HP_OUT", + "MIC_IN", "Microphone Jack", + "Microphone Jack", "Mic Bias"; + dais =3D <&sai1a_port &sai1b_port>; + status =3D "okay"; + }; +}; + +&arm_wdt { + timeout-sec =3D <32>; + status =3D "okay"; +}; + +&i2c1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&i2c1_pins_a>; + pinctrl-1 =3D <&i2c1_sleep_pins_a>; + i2c-scl-rising-time-ns =3D <185>; + i2c-scl-falling-time-ns =3D <20>; + status =3D "okay"; + /* spare dmas for other usage */ + /delete-property/dmas; + /delete-property/dma-names; + + touchscreen@38 { + compatible =3D "edt,edt-ft5306"; + reg =3D <0x38>; + interrupt-parent =3D <&gpiob>; + interrupts =3D <0 IRQ_TYPE_EDGE_FALLING>; + reset-gpios =3D <&gpiod 1 GPIO_ACTIVE_LOW>; + touchscreen-size-x =3D <1280>; + touchscreen-size-y =3D <800>; + }; +}; + +&i2c2 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&i2c2_pins_a>; + pinctrl-1 =3D <&i2c2_sleep_pins_a>; + i2c-scl-rising-time-ns =3D <185>; + i2c-scl-falling-time-ns =3D <20>; + status =3D "okay"; + /* spare dmas for other usage */ + /delete-property/dmas; + /delete-property/dma-names; + + sgtl5000: codec@a { + compatible =3D "fsl,sgtl5000"; + reg =3D <0x0a>; + #sound-dai-cells =3D <0>; + clocks =3D <&mclk>; + + VDDA-supply =3D <®_3v3>; + VDDIO-supply =3D <®_3v3>; + VDDD-supply =3D <®_1v8>; + + sgtl5000_port: port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + sgtl5000_tx_endpoint: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&sai1a_endpoint>; + frame-master =3D <&sgtl5000_tx_endpoint>; + bitclock-master =3D <&sgtl5000_tx_endpoint>; + }; + + sgtl5000_rx_endpoint: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&sai1b_endpoint>; + frame-master =3D <&sgtl5000_rx_endpoint>; + bitclock-master =3D <&sgtl5000_rx_endpoint>; + }; + }; + }; +}; + +<dc { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <<dc_pins_a>; + pinctrl-1 =3D <<dc_sleep_pins_a>; + status =3D "okay"; + + port { + ltdc_out: endpoint { + remote-endpoint =3D <&panel_in>; + }; + }; +}; + +&m_can1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&m_can1_pins_a>; + pinctrl-1 =3D <&m_can1_sleep_pins_a>; + status =3D "okay"; +}; + +&sai1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&sai1a_pins_a>, <&sai1b_pins_a>; + pinctrl-1 =3D <&sai1a_sleep_pins_a>, <&sai1b_sleep_pins_a>; + status =3D "okay"; +}; + +&sai1a { + dma-names =3D "tx"; + status =3D "okay"; + + sai1a_port: port { + sai1a_endpoint: endpoint { + remote-endpoint =3D <&sgtl5000_tx_endpoint>; + dai-format =3D "i2s"; + mclk-fs =3D <512>; + }; + }; +}; + +&sai1b { + dma-names =3D "rx"; + st,sync =3D <&sai1a 2>; + clocks =3D <&rcc CK_KER_SAI1>; + clock-names =3D "sai_ck"; + status =3D "okay"; + + sai1b_port: port { + sai1b_endpoint: endpoint { + remote-endpoint =3D <&sgtl5000_rx_endpoint>; + dai-format =3D "i2s"; + mclk-fs =3D <512>; + }; + }; +}; + +/* MicroSD */ +&sdmmc1 { + pinctrl-names =3D "default", "opendrain", "sleep"; + pinctrl-0 =3D <&sdmmc1_b4_pins_a>; + pinctrl-1 =3D <&sdmmc1_b4_od_pins_a>; + pinctrl-2 =3D <&sdmmc1_b4_sleep_pins_a>; + broken-cd; + disable-wp; + st,neg-edge; + bus-width =3D <4>; + vmmc-supply =3D <&scmi_v3v3>; + vqmmc-supply =3D <&scmi_vddio1>; + no-1-8-v; + status =3D "okay"; +}; + +&spi1 { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&spi1_pins_a>; + pinctrl-1 =3D <&spi1_sleep_pins_a>; + #address-cells =3D <1>; + #size-cells =3D <0>; + cs-gpios =3D <&gpioh 8 GPIO_ACTIVE_HIGH>, <&gpioh 3 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + display: display@0 { + compatible =3D "rocktech,rk050hr345-ct106a", "ilitek,ili9806e"; + reg =3D <0>; + vdd-supply =3D <®_3v3>; + spi-max-frequency =3D <10000000>; + reset-gpios =3D <&gpiob 6 GPIO_ACTIVE_LOW>; + backlight =3D <&backlight>; + + port { + panel_in: endpoint { + remote-endpoint =3D <<dc_out>; + }; + }; + }; +}; + +&timers2 { + status =3D "okay"; + + pwm2: pwm { + pinctrl-0 =3D <&pwm2_pins_a>; + pinctrl-1 =3D <&pwm2_sleep_pins_a>; + pinctrl-names =3D "default", "sleep"; + status =3D "okay"; + }; +}; + +&timers4 { + status =3D "okay"; + + pwm4: pwm { + pinctrl-names =3D "default", "sleep"; + pinctrl-0 =3D <&pwm4_pins_a>; + pinctrl-1 =3D <&pwm4_sleep_pins_a>; + status =3D "okay"; + }; +}; + +&usart1 { + pinctrl-names =3D "default", "idle", "sleep"; + pinctrl-0 =3D <&usart1_pins_b>; + pinctrl-1 =3D <&usart1_idle_pins_b>; + pinctrl-2 =3D <&usart1_sleep_pins_b>; + /delete-property/ dmas; + /delete-property/ dma-names; + status =3D "okay"; +}; + +&usart2 { + pinctrl-names =3D "default", "idle", "sleep"; + pinctrl-0 =3D <&usart2_pins_a>; + pinctrl-1 =3D <&usart2_idle_pins_a>; + pinctrl-2 =3D <&usart2_sleep_pins_a>; + /delete-property/ dmas; + /delete-property/ dma-names; + status =3D "okay"; +}; --=20 2.43.0 From nobody Mon Jun 8 06:36:53 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA19840F8C4 for ; Fri, 5 Jun 2026 06:29:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640980; cv=none; b=oTV03w6hr3SOu7vPTGyZXclu+jUzBMJhgWnss8neZnT21WO0gv5szCk8alm+akODDO0nHgjcEg4oJfoq0nHaiyMhnz4KADKdUqpcegXGF7tVt8dPGZOlMexuYN98fHOn6CmZ2rUtoHmDr/Nugjb0sgakIOwtyro9fggWQH+PC3o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780640980; c=relaxed/simple; bh=UyMzX/nUtI+sFg65YcwD3CfWxEdl1EOnf+dFohkt+bI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=d+dHQStjTC/kxoX3HSXgjnqW+IIpAdf+iypM4agK/62vvJARhXKp0YrwUpRnkMq9wOt56losRfpVHQwor/Lb4+iVvfV0Q4qs38/EiZq2Jbbw6R+wCalIBJHo9+gfqpBFUP6WUZ6A5ZbFWnshCSlmfK4kICQvxyERcWTfwzmztZM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=gRGFyieX; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="gRGFyieX" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-490af320e2aso17649695e9.2 for ; Thu, 04 Jun 2026 23:29:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1780640973; x=1781245773; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FxDaP1dJuMZNsLfCZQkuifhHlJj1X6AGgTMv3Pjx3E4=; b=gRGFyieXoAumlvTb9Wzq50yBOT2Gn/5cpB6Mkd0sDPrhq32pMYKGhSwA3OzBHjo19h r1B3oaQleCbjnC2nrZxYTXM8PD1+TbPZT/Pp7+RxUggxkHZe7i49zYibo1P7cG1i0DMn VBqE/0Rp12718upHhEDfMS8LQE/LjaGQneL4s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780640973; x=1781245773; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=FxDaP1dJuMZNsLfCZQkuifhHlJj1X6AGgTMv3Pjx3E4=; b=TNQpiWKSX/9u7AFfPPm54jDIyf7SQR96qVxLTbpCySKsD65DalUYdSqO8A1OHbE0vd aUxwT0H4aBdJUWrOiTnsYgYCxxUmLgDXnfcF/30pxzOdfIm+UfPMiK8Q6/M3T1Og8FV/ U1i4DQ8u3afD3rYM1ph2Uob1ym+PcDmt4evV0zOF07uX9wVOEm75fYeYU/k7+zCAz9SG FrJ+ENwrgRqy8WXVm9Bz4rjm25p6fz6zyB4Eax9UXSi/MThgh+xBff0OKCVJzZxp+rZP M8sdOLmoogt+KOccT0wrzZHeAv/s4dfLzZ58euiUiw0eelQaBqD9GpkkGcwVO2hAHL32 Vj/g== X-Gm-Message-State: AOJu0YypbmTJGQYteEY8otHP7sYHQAcmvwrF53aTzDPAXD71+sKJ0Lqp UOqQsFD6ZI8AfVSeZTWM0zcGi4ufY0o5WeJ4ndHTncezzXMitGfT2FNgOM1jNco43/ZeMNFk7Ne x9yP7 X-Gm-Gg: Acq92OFgx9Ki3dl+ZhQATAPazykSkEx6XufxmQGMmWtriivoWDygnCHd/GIojfbEaCl hHXKNmrlZXb9z/bu5lai0LVf/aa1+06iTe+Nv1RZH2Rn9yJeAAuJa4Yy/Gvn1xoi0h1i8NdhzU/ qN6B1CUZT0cXEMfUigbkJNSaV/WUJzCQ8l70JBS3itho/6V0xHZbF8TJ12rzg6MZ4atT/1W/g2Q kwod7yxkjrIGcm139RcMIt/tCGOmp0fKT94f2NBEKtgHaObhcIaNmOwCwMs//ZitY5f84uBXqVV 7R00KBJd3hgNFuVjxhDMSOS+PTomBtUB9XFHDTvnba8wTAmit+RWyhcfxbmZnHukoQKfACdlkpy 6RtV7TbVlU+/2wRN61QxV0MyP7SXAFHf8toVtrbsaTKewe2qmQK3/uqPo7PhJQPjItA4ox/tyY2 Pz8jNRr3hR2LD6K8mUqEpJkTiUPEZdIsRih8u5pnKxKe10XI3vO4AVYmKDkX7EThB8x5uG9+pyC E03qwFWKTkT5cr1BtlHcPl0du8lhggWwB7p3DKNHdqXehZfjMOPwyjORi7mf99mRVBM49NR2xL7 /ITX4lobyvzsB7c2juGVtYofszVLrvBatFU= X-Received: by 2002:a05:600c:1394:b0:490:b0f1:c27e with SMTP id 5b1f17b1804b1-490c25f1ad2mr30324545e9.24.1780640972945; Thu, 04 Jun 2026 23:29:32 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344148sm23022648f8f.19.2026.06.04.23.29.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Jun 2026 23:29:32 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: domenico.acri@engicam.com, francesco.utel@engicam.com, michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Bjorn Andersson , Dmitry Baryshkov , Eric Biggers , Florian Fainelli , Geert Uytterhoeven , Huang Shijie , Krzysztof Kozlowski , Luca Weiss , Michal Simek , Sven Peter Subject: [PATCH v3 14/14] arm64: defconfig: enable configs for Engicam MicroGEA-STM32MP257-RMM Date: Fri, 5 Jun 2026 08:27:42 +0200 Message-ID: <20260605062900.368376-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> References: <20260605062900.368376-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enable I2C (touchscreen and audio codec), SPI (display configuration), DRM panel and SAI (audio) configurations required to support the Engicam MicroGEA-STM32MP257-RMM board Signed-off-by: Dario Binacchi --- Changes in v3: - Rebased after dropping patch "arm64: defconfig: cleanup the defconfig" arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 96ce783f24e7..422db4e33f43 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -583,6 +583,7 @@ CONFIG_I2C_RK3X=3Dy CONFIG_I2C_RZV2M=3Dm CONFIG_I2C_S3C2410=3Dy CONFIG_I2C_SH_MOBILE=3Dy +CONFIG_I2C_STM32F7=3Dy CONFIG_I2C_TEGRA=3Dy CONFIG_I2C_UNIPHIER_F=3Dy CONFIG_I2C_XILINX=3Dm @@ -620,6 +621,7 @@ CONFIG_SPI_QUP=3Dy CONFIG_SPI_QCOM_GENI=3Dm CONFIG_SPI_S3C64XX=3Dy CONFIG_SPI_SH_MSIOF=3Dm +CONFIG_SPI_STM32=3Dy CONFIG_SPI_STM32_OSPI=3Dm CONFIG_SPI_SUN6I=3Dy CONFIG_SPI_TEGRA210_QUAD=3Dm @@ -1000,6 +1002,7 @@ CONFIG_DRM_PANEL_EDP=3Dm CONFIG_DRM_PANEL_HIMAX_HX8279=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112A=3Dm CONFIG_DRM_PANEL_HIMAX_HX83112B=3Dm +CONFIG_DRM_PANEL_ILITEK_ILI9806E_SPI=3Dm CONFIG_DRM_PANEL_ILITEK_ILI9882T=3Dm CONFIG_DRM_PANEL_KHADAS_TS050=3Dm CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=3Dm @@ -1129,6 +1132,7 @@ CONFIG_SND_SOC_SOF_OF=3Dm CONFIG_SND_SOC_SOF_MTK_TOPLEVEL=3Dy CONFIG_SND_SOC_SOF_MT8186=3Dm CONFIG_SND_SOC_SOF_MT8195=3Dm +CONFIG_SND_SOC_STM32_SAI=3Dm CONFIG_SND_SUN8I_CODEC=3Dm CONFIG_SND_SUN8I_CODEC_ANALOG=3Dm CONFIG_SND_SUN50I_CODEC_ANALOG=3Dm --=20 2.43.0