From nobody Mon Jun 8 06:38:43 2026 Received: from AM0PR83CU005.outbound.protection.outlook.com (mail-westeuropeazon11010028.outbound.protection.outlook.com [52.101.69.28]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CBC838C401; Wed, 3 Jun 2026 06:22:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.69.28 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780467747; cv=fail; b=ORLFNkYwIyusjX8DtK+l9Qnh4qCLLOxR5+pwPwsfbNfOr1dQ7c70RwDlLCxfmZMXtbr5lXcH5MkTY0yCxHOVM1LKqr7Zlkurhry0eDJXIrlfrGOQNXSOFcHm9SL31+tRHr9TkfsJzFb2tBT0oKFCGNHtn+dQLdA/WfJinsqKVzQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780467747; c=relaxed/simple; bh=p7b/gl6VHt2n3sWAOyNiX0q2indOH5ajX7Y5wmslv/g=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=skusm4oMmv0ytJe+19SWfyzeSvp6qUKMjZNQ0L5asq+1InyXwMvpxKtsczZu/ibgjAd3CceQmADvN/UMpesC7ST03OJ2TUsa60/hJdpd7ZIBdXEJkq77KaWbaoAuBt/TH7Dqiz5MMJjtg87r8H7l+wCHlQ2ogzNADUZitr5x1SY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=BprBaST5; arc=fail smtp.client-ip=52.101.69.28 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="BprBaST5" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=n2htKTrrhFDcARD4gKLETQz07tl23SNHwAIDN3tnyZNwWA6IQ4tzD8r8uuu4fPFSm1EU5qJUpimZILQ/lt1z0D18hic1hPB/Vfs5FsrosVExk1opar3TZvGTvcurAERFCA1rOnlXdoqK3gncqdPwYmqGppOVRjf+2JbmRMQsLkG+mRZ+oLD30ajda2faJTt+x/txjRwtr3dFzoDPZHoYj/TjC2aPvr/d5mpXIfN3bJKdHd6mXK0NXu9ocGuJbJdrMSQtfFi0gq+Bk0dWICHX5QVzjkFsKtIMvgpiQU3Oa9DEHGPW4tuHQBIIeQc/fFa3nXzO5W8o9kfjJ2AI3khcqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qEIUU+mOPoUda2PoIMvEoqZs0urcWvxqrGsUIcBPTvY=; b=JyiZhp5xR2RbgbXZEExh9xvmbazh1TnaKsxxvXffQb+Suq/5OMgkmSHu2bjKS5022PZCv7/vRaAsg/B179U7b2MUwIQprzgyjmyVceuoxFFS6n1v+WO51zIdWzAhr+OX+re9Jn4NCxN+4VnRTty413Pu1OzZ1EIu6XukoMVlu63rehT4MnUMA62T2ajllSY7w5l9LNAOQeI5d50SuLa81ccKLyZrCzXcxY6LSbQK1cdhmRGSMkv+tkd/FysutHtCb4qRVJhYBJ1at1KfuTh8/fAvdwNeWp4n/q90gStO+R0RgKnH6JeE9XNjG/vMsgh00weQ5pIPRfD3aCLwMqhJdw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qEIUU+mOPoUda2PoIMvEoqZs0urcWvxqrGsUIcBPTvY=; b=BprBaST53RYcvEvi89h8Ix+OjSbfdgO/zhbsVqQj/ddUxJZONCuZglz3cqoT7v4kMhGdCB+ErwtuUYmAgAr/Kmiujc6u+iXNnYeXKdB2r+lEzcwCSvbdPFdquJJLGcmq+6YcqYvQTpq5N8IvmORnXoPOwL9k7+ZZizIcN+BDlq1yF/k7ZnEbnq3n8UdL84UJ8ZJ6w2ypIAWFXuEcZSF06dOuUFhj6DZPkMgc6407gg0K9QhGP4PidPfanMemaNBPxfLTEYFdXbISj3hHEBdIETRKb8C10GPV7rbSqkNYpzjjqHEkDr2DCdoAjqMqVgW2hJOocMjf9A+uc68ApaKzgg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from PAXPR04MB8096.eurprd04.prod.outlook.com (2603:10a6:102:1c7::19) by PA2PR04MB10311.eurprd04.prod.outlook.com (2603:10a6:102:413::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.92.7; Wed, 3 Jun 2026 06:22:23 +0000 Received: from PAXPR04MB8096.eurprd04.prod.outlook.com ([fe80::68be:f721:5000:3f2d]) by PAXPR04MB8096.eurprd04.prod.outlook.com ([fe80::68be:f721:5000:3f2d%6]) with mapi id 15.21.0092.006; Wed, 3 Jun 2026 06:22:23 +0000 From: hongxing.zhu@oss.nxp.com To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, bhelgaas@google.com, frank.li@nxp.com, l.stach@pengutronix.de, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com Cc: linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, Richard Zhu , Frank Li Subject: [PATCH v6 1/3] dt-bindings: imx6q-pcie: Add optional intr/aer/pme interrupts for i.MX95 Date: Wed, 3 Jun 2026 14:25:08 +0800 Message-Id: <20260603062510.3767610-2-hongxing.zhu@oss.nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260603062510.3767610-1-hongxing.zhu@oss.nxp.com> References: <20260603062510.3767610-1-hongxing.zhu@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: MA5P287CA0252.INDP287.PROD.OUTLOOK.COM (2603:1096:a01:1ae::8) To PAXPR04MB8096.eurprd04.prod.outlook.com (2603:10a6:102:1c7::19) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB8096:EE_|PA2PR04MB10311:EE_ X-MS-Office365-Filtering-Correlation-Id: 21b676e0-335a-4502-cd42-08dec138792b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|19092799006|376014|7416014|921020|6133799003|3023799007|18002099003|22082099003|56012099006|11063799006; X-Microsoft-Antispam-Message-Info: 9Y3gqnURpM6Blg4wRS6dz5CKvtJIqduca5zmqSgoCofz88r8gaA6S5X37fdS/OYjoOBur0yv9raDnI/jE4vtDWEpx/dO/p6q6vnZrUZ9gntXyx12gbsY5gaMT8SvtiTaujWQdqTrFK9MIup+wYfC+FXmtBCbO00XWcmzgcPugOfm9Jm2jnxEQK3OzQ9gv7hQT6lKYTFjA75hkfzN7hz0/FgePRCuRxbMf3/aTfNI7hGWRqmkumw32LPPldm4mIL3B10V3/uqWf+i3V4V5Caj6cg5Xi2fvsCgdYA568Ew8NLvcL8kKnGimjQwcUPgzHC88CY0O3VPeqxWVrRW7vQEe42CtaLjoKXaF3Z7FQm+vzNg/Mn5NwDMamKFRtu0XYekv+lyfwEt3m/Vv3kCPr65ZOVkNDxt8guiN1UXLTDavz8gWGTlh/13sc1ylqMg+U96vZrmV0BUolkBNKMOluX/uYKJaXgn48MRNNC6f8fMkaUD/YJt9MsuctsVTk+IH3KPOSjIBFrvqySbI96GshAfXhFv29hoiD1gNVdD6VPKfJXxpskXX3vpCFxXPMMKR160ZSf8nPhnIvhn0F0W82Ugsu0MsnB6FOrEXvbYG119X42Udz2vbvdJQps5LMQJLMHkrJyWDvGenVrFSDi6W5Q67DGguiwegHLhR2aK/QJP2Lb8qVpGiI62fUAyHYPaZxrUgRlFTNtuJoPTxYjYnac8kaEzgOc4z0w/IGy0weDeMew= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB8096.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(19092799006)(376014)(7416014)(921020)(6133799003)(3023799007)(18002099003)(22082099003)(56012099006)(11063799006);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?gOx0vmi9DKfP881t7RtQITYSqiuHsxF0jTDxHdM1KpkAvDiUjBk3CczPRVDQ?= =?us-ascii?Q?x7eGYsJJtIpzeIgPOIa7Tqiv23vBYrnlmUkd7wph4QtCEbPcdsUfXaqZwL9E?= =?us-ascii?Q?ovOWTKkmS1k2P6TqBspGgFLtA4a3cfZjQcW3rDjZbU4HyV+GmddYKSCFBzlo?= =?us-ascii?Q?t3ssxWFotgxUQ/xvtOVoqNkC4MFVcmnvHI38N5lrsow4Lo0oR7nvjahRQb8g?= =?us-ascii?Q?0XmgPENlDzd1kMI3KI61l0+1KjPXlPeVL/1m92hBbfcgD1Uutark2L6OPbPD?= =?us-ascii?Q?rsVOxvFGqK1uaOwB/3xVamBJYuTyZGvzKDeLHlh5KQPIbPgvl2fqeScbl/KN?= =?us-ascii?Q?/KkVVglIIIOJYBdYdnKeTzTLowntnqT98SBXM6tKC6upfEV6B3OS+SsC6XVa?= =?us-ascii?Q?vLfwEbJmAb6XIdYS8pC+vfyjGf48NR1ovaOUo4ZTUMxXdisSjXgFAh8SbXNd?= =?us-ascii?Q?OFz3oaYh4IkIQbwrBwtzXtsfe+bkNK3sDmw4mFm0UctLZ5mVf62UoCiiIXyZ?= =?us-ascii?Q?luNSvOISOwmuNLe13I/wabRijWFMgGNWNqcaX23Y0MJxmV9eQVgL4Qh96fuZ?= =?us-ascii?Q?nECwJ1UiTS8WexMg/BH8NFrzAitHKNXGEZW+jdaXwlWRqqdophFEtDFCBZTl?= =?us-ascii?Q?MCI1ZvxpFVrdUb+Dl/Ebwti+rLNpYz48sus7OLT0qk0p7sch3WaQ21ubaMqE?= =?us-ascii?Q?t09hpxvaLdvk1oX++na9s3bbjiyvF0elK9ghY1chwdoUvS54z1NatlQ1lBxK?= =?us-ascii?Q?lIvnvr6hETJ1a7focMCWu/DW7grsGJrGGUnOlFEmL6oIl4NMTruHVx0eo6LQ?= =?us-ascii?Q?mBsGHQwfJs0ULmu/znNmJgONqEaWJhHyngTkVo/h7noHu6nvIoDKgacK8RDs?= =?us-ascii?Q?2izWgnQu7cx0ywWQYXP9o0xH8B1bnQnmcGzTJ4xTRoMV95Uoe91DyEFdh28Y?= =?us-ascii?Q?rGohInYbAumvhIv3hvopYNaWqKLLvNJBNsuFgLIZ2X/bzmjqEp1qgDIA/o4Q?= =?us-ascii?Q?otuq5vTz4LoIBudCDXW30erIa+1b0qt9kJ0CINMVfWCiK+QG47wR+y4JgoWw?= =?us-ascii?Q?TQuRMFrVzFpY/Y40JhFQ3B1+WF9h1iy5E4hKS78Up3hXMB7GQ/4iw9Mibd+n?= =?us-ascii?Q?xyMMeShkNqo/B0hoTT61o6v0lIGfEuRiEE7CPKJH4tKGFL/2Oo5cPtH4am6m?= =?us-ascii?Q?+2fX5Y/G/PxpzSe0HCjYbq84IDqJUX1BTsv6gRWyBPSmxLiDCFajs1Ce49Zv?= =?us-ascii?Q?L4d3u/W9ycSmSSlRFirmRMeyBcTfFgxgN8AGw0oEd37fJZRkra12Cjvx/AmT?= =?us-ascii?Q?YeIn8D8T8TH+JRxz4qlKXmB4TRzN3EVXqW+NljX4KkIWBeM1pJ8pdeT5fvCb?= =?us-ascii?Q?jQ3YCYa+PIzevAhIKHSL22BgXicS8o85Iu4SKd0t91cKdXkOWqrV8bigi9zO?= =?us-ascii?Q?lzoXOdijflcnBBu4KBtuxLKJ6WX39h1gA1C6UkGdEeoMVFiQqK0kRwoGepa+?= =?us-ascii?Q?gyvVHXO1SP5Zqaz9Dibau3d2YwIKxHZwc31l7/wp3MG3EeC2S0CO3ShQsiEh?= =?us-ascii?Q?eayYNCR1NfxsUm0KiJldEJyLlfCwhsROj0KynF+tc2IsaOcm5XHMzeLL6d5r?= =?us-ascii?Q?i4cmf3UANHLIBfrtLQY4B1aQI7AbV2zGWsjUws7zWuvB/NjikG4nOi9aEhY6?= =?us-ascii?Q?T+J9s9e9+lj5rHhC3yYgIgolH3wDE0V9JkYEwULBS9bOXQyEQHYaz+Sfk5it?= =?us-ascii?Q?hqxwzalxVz6VUQDZHuRs6xqBBwoalXd0EEps6Bhjiw/cW5n+llx3?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 21b676e0-335a-4502-cd42-08dec138792b X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB8096.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jun 2026 06:22:23.2346 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: /c5gI5aKBAz01AqyGK1Dqxl/c2oIccaDUg0gkthI/EATmiZAJUsExk5bUTW5hozxEmCA7WPUVgqjvi8Ip35vQVGRJcImvOSBvxwRqlMYuPB1JlyViyv0PzEgJMHK2nky X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA2PR04MB10311 Content-Type: text/plain; charset="utf-8" From: Richard Zhu The i.MX95 PCIe controller introduces three additional dedicated hardware interrupt lines for specific events: - intr: general controller events - aer: Advanced Error Reporting events - pme: Power Management Events These interrupts are optional on i.MX95. PCIe basic functionality (enumeration, configuration, and data transfer) works correctly without them, as the controller can operate using only the existing msi interrupt. Earlier i.MX PCIe variants (imx6q, imx6sx, imx6qp, imx7d, imx8mm, imx8mp, imx8mq, imx8q) do not have these three dedicated interrupt lines. Update the binding to allow up to 5 interrupts for i.MX95, while restricting earlier variants to a maximum of 2 interrupts using conditional constraints (if/then schema). This ensures the schema accurately reflects the hardware capabilities of each SoC variant. Signed-off-by: Richard Zhu Reviewed-by: Frank Li --- .../bindings/pci/fsl,imx6q-pcie.yaml | 29 +++++++++++++++++++ 1 file changed, 29 insertions(+) diff --git a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml b/Do= cumentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml index e8b8131f5f23..9b5d4e59dfff 100644 --- a/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml +++ b/Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml @@ -58,12 +58,18 @@ properties: items: - description: builtin MSI controller. - description: builtin DMA controller. + - description: PCIe event interrupt. + - description: builtin AER SPI standalone interrupt line. + - description: builtin PME SPI standalone interrupt line. =20 interrupt-names: minItems: 1 items: - const: msi - const: dma + - const: intr + - const: aer + - const: pme =20 reset-gpio: deprecated: true @@ -248,6 +254,29 @@ allOf: - const: pcie_aux - const: ref - const: extref # Optional + interrupts: + maxItems: 5 + interrupt-names: + maxItems: 5 + + - if: + properties: + compatible: + enum: + - fsl,imx6q-pcie + - fsl,imx6sx-pcie + - fsl,imx6qp-pcie + - fsl,imx7d-pcie + - fsl,imx8mm-pcie + - fsl,imx8mp-pcie + - fsl,imx8mq-pcie + - fsl,imx8q-pcie + then: + properties: + interrupts: + maxItems: 2 + interrupt-names: + maxItems: 2 =20 unevaluatedProperties: false =20 --=20 2.34.1 From nobody Mon Jun 8 06:38:43 2026 Received: from GVXPR05CU001.outbound.protection.outlook.com (mail-swedencentralazon11013015.outbound.protection.outlook.com [52.101.83.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E41F43F5BF8; Wed, 3 Jun 2026 06:22:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.83.15 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780467754; cv=fail; b=WRyNT+94dGaZOi53hbOtAv5N3oilfYutmfVa0sbbcj0cXXkUfDBH4f+TNT/DZn5acbULjWTXOuesYgTdnAg2QUvu076oPX7/7uVu2pS0Gy0O4GoxS/1iEgHzAQXKsrkNe+ZIRy6DXC4EUyd4OfF/rw7C6rsg1Tr/9dTErmoqVpE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780467754; c=relaxed/simple; bh=s7XumtKl8zGwMrayc2aqeDQ3+1FXg1iULlFpwPDEGHk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=d4ayyTffdu3DMWeJZAlIqw0HUUeqwmHZ33+UnEBQNHntWHk2T1sclP/pBMVJd2Oun9sJYvtGMJo0IBoQQ+yH9qYGDr6xjkQuRhInvwitfA5yxerpdaDzpBN13s3/6F0oY54GgscHDo6X9K5AQnj8eQMu+iKEs5peOaEqkKDNp5U= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=c47QqiTC; arc=fail smtp.client-ip=52.101.83.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="c47QqiTC" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=elk1vXHnFrUHZhMPsEkAcX7H8zvnBosO0RjxQU7SOZrHNgclLi4+xRc9x54LrHDhgWdEP0sFANZFW/2SRSOfqa1KvScR4Uumy8hZh2IGq8Hv5hUEACCBJGhaflcXxqDHzAl2RkVqlYL+3WMqxj33Bmg7EQ52d0ntAoNqCSwGxuMIIrLzW9wAxIJeZ/UpGSzHNQCswvmpfyGr9fQVx8ClQxS72w2yBqLvgQPJ2zAhfcuxt+zALVCzqpvUNZ1SaKxNFo06lEo1MYRZZmnoqkvfHX9P/7qsMVvyBrDvuVdP9SzLoDxrF7O/+QRRiOj/0qHzYjZ87w8148JMyLvbqdjyZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+pmLHNVQTwRhPPgDGD4+ceJg/sD4Ow1EkhP8RZ0rvm0=; b=Q3rVkYSiF9ZUhjSs7wa8Ui/OJb2siP4LSKPP+yKlvTyFovZby+/1biMiAm41DhlwZm14UuWs9OSU1FepB9N2l1Rz74J30OAG9H9vqLkuGehPFuVREJdZMiwGfF5nlENlix+VQHh9n0TLrCplgLdh5vmYa2JhcwVXmr7vMD4UJLhZt1vMTcFViGCyMd6UzPGifX05U3ExZ5iXdO9NBWxA4CWUdtAKpWdjPzOFWOm9OnfPR6f5Fpm+BQkFl3YNiHnYivV5KU8SwdE+FigEeB3HF971LB848qOzVXc3VBl/5qK3BpGaqDzt+fT4GP5UqjUN4tTuWky1hOfEmCrxztCehw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+pmLHNVQTwRhPPgDGD4+ceJg/sD4Ow1EkhP8RZ0rvm0=; b=c47QqiTCknA49L0EayB9pfdgP5zV1+C4CzzH5gZmiZPR6VpixjgKlXaqmGRrTlk2go62ZlrERl4q6wEC5ghOolVw78wwAGob9RkHjrB1rGEQtK6Sex23xtikAScbww/M8jcxVV7xel2gt+msQw1NP8Bok84iN2OA+4K8UG6UxiwguvP26hU68zq9Qpm8ky4+bQagjaLG4GUOtYeFyQA2G7p/fDcXWlHBeJzMvNT31XUSPAcivjgUxqAWo1umUNJ6rLrTvSWcndWZhZA5sQL1bqU3CAX0bHSPCQb8WJlf3W3JNe6upDOC7YiAQtb4TGINnZQJPw+9nbxWysuouOetpg== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from PAXPR04MB8096.eurprd04.prod.outlook.com (2603:10a6:102:1c7::19) by PA2PR04MB10311.eurprd04.prod.outlook.com (2603:10a6:102:413::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.92.7; Wed, 3 Jun 2026 06:22:30 +0000 Received: from PAXPR04MB8096.eurprd04.prod.outlook.com ([fe80::68be:f721:5000:3f2d]) by PAXPR04MB8096.eurprd04.prod.outlook.com ([fe80::68be:f721:5000:3f2d%6]) with mapi id 15.21.0092.006; Wed, 3 Jun 2026 06:22:30 +0000 From: hongxing.zhu@oss.nxp.com To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, bhelgaas@google.com, frank.li@nxp.com, l.stach@pengutronix.de, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com Cc: linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, Richard Zhu Subject: [PATCH v6 2/3] arm64: dts: imx95: Add dma, intr, aer and pme interrupts for PCIe Date: Wed, 3 Jun 2026 14:25:09 +0800 Message-Id: <20260603062510.3767610-3-hongxing.zhu@oss.nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260603062510.3767610-1-hongxing.zhu@oss.nxp.com> References: <20260603062510.3767610-1-hongxing.zhu@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: MAXP287CA0014.INDP287.PROD.OUTLOOK.COM (2603:1096:a00:49::25) To PAXPR04MB8096.eurprd04.prod.outlook.com (2603:10a6:102:1c7::19) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB8096:EE_|PA2PR04MB10311:EE_ X-MS-Office365-Filtering-Correlation-Id: 98ff97e6-b32f-481a-3303-08dec1387d4c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|19092799006|376014|7416014|921020|6133799003|18002099003|22082099003|56012099006|11063799006; X-Microsoft-Antispam-Message-Info: 3mh4T0gQB29ofE9RkXLYszWeJpC73++jOwbPH8nwVr/Vjd9TwWIbkZNchuc4s00Ok+0e7kSonfmXCPjbOVakoG37lLSNi7qDM8nF6FjIhelWWm1wmwgaNfmYIK3zFMqwWwZYAiHtWBAO3GT3Enhm6odZ8RhaMDX/9ASotmsJXFa3rbxJrSIWXcRovCJw1E3lIE5F1qsJQOhzS913dgH4MPVC0iD2P0S2m8FD+FAkyXOH/2T0JICGdCMuAGDiYohLPaAFU7zzohwf6++l2sylI5xWSiOsagvTTdsozr1ivycZB3Wz3xiH1I11AYJnvWIWtV6pbedn8PfMh/HNdSchuw3hedXIQJYp2qGuPGDv2C8PWcRsJ/a2LE/gu3fS/Ke0FHV+0Kp1oD8YjBtQcTAGi2EUQFuxL0Q2sIl9ualTC69//epCRyT1/E6YD+DbJAaXLX88hmFtIOHzuikwi2PPEyxZdjxX3U75uufYutpVTf4Dvm4reNyplNRNCuQMMfre7CMbwb2aifwDpySjpy1msvACBRwy0BzQIw9+HlY3tGzWNYIMdiZMuFS1PG5MwD8aD3a/dco9QNbAVrnvGgcaGTk8cssCj9hSUMZUD8C/77kjldx74olFg0H1oXCYIqMmoOOVvJbi+I3vH16hcNyCySo7tfQhTblZbV8EOWz83oxORvof4H9IncP5GpX4PMMbKMhLhHRdhazOHxrskG8iCFgM+OBXh8vDQz0/4CjFkdE= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB8096.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(19092799006)(376014)(7416014)(921020)(6133799003)(18002099003)(22082099003)(56012099006)(11063799006);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?DfX0c3iNj1q5F4Pi3cz458pH7kNZhLeM3L1RftGtc1neLvxtWEWvmQiSNiJP?= =?us-ascii?Q?42tgJ+pbC6HS0bsq9cC9tFchLQu+NQ9RCMbdLHSUnIaUYa9/g+Q0uHb1P80H?= =?us-ascii?Q?6dhV8qNt/yk31pLw79Iyp6mEegBvUBBQMYbEmrmD9oiRcyY8cDCO35W4javq?= =?us-ascii?Q?tNBmlW857AuxzdzBKPTNUGFXejfcRmDaZ+DPjx5FjFRUDUwfAmVf6PwwpAO4?= =?us-ascii?Q?TYBMT3copXJIddB3sJ2sEYkdAvFLt7ty+lMewD/tY1esMy0s4xoDfaMcBqC1?= =?us-ascii?Q?znZO2m/hBx0hWroXZUz2YOuGHlclszRasiBR2N7ywVyQZJbL1sT/0+2+x0vR?= =?us-ascii?Q?QkbE431mKNcRtQn2fCh95cxTYp67D73RRLd1genKH9KQTutmajMXaQxUS3l4?= =?us-ascii?Q?qnhEjjR67+Ce7uLX76yt5OXVw37gUX7R6Lg3KWlbedqmHHa/sbhRTHAjbr5v?= =?us-ascii?Q?n9PetH8HzvhW1lmkXd4ihuzm+jTNNWzwM0NiWihoWU/TGY0nt6SheAyJ8enN?= =?us-ascii?Q?d0vrqtu0dyBF4GnshjHn1DvglF/e+2lJqfnfOtAYqc2weCk4XWr0ueha9cVh?= =?us-ascii?Q?KY1guEFjQPS8JtHdfxUdW9p03L68R0j3G2LYCGi2IM7O7qz6/1G5bAyJL1TI?= =?us-ascii?Q?7a+ray/cWJ1ygP0PtAjgdTgQ0eYoNvpST/5LvLl74Oh5mYPoXNN9xdhObG2+?= =?us-ascii?Q?+On8r8fHOz9b5hrdJ7KADs62xAx+ZxkesVgpbkkjr/TMfoWYqtD6IyMN9feE?= =?us-ascii?Q?ROEHH0o+AMjabafJwHns2O4cf2Bn+lvp7wb8nmgKruIUOVyVKi2zzR4kviET?= =?us-ascii?Q?t7D75tgUuwToQywQpu7UDK7wl9zBtvGOts5GE+Ma+JbwAYjbxfVuZtCoRH5g?= =?us-ascii?Q?/UO2gooy+4OID1HioBRLAo2P96xjmGqpO8bSY5x7ljQi3E4VPqBPkyCRX7dJ?= =?us-ascii?Q?OPQ/RxoHRDthLkx9f0nLA6Q/neN/FiLjoZUlJpx53okIwLxXzH9t06jfE50o?= =?us-ascii?Q?X5O2uYFdLbhD4nyipCuNmrrJfgZuYdSUJlrNkMoCIkTCBhuoUipPtrwNn5eQ?= =?us-ascii?Q?KtXZFmCyBIBP4zasZzAMpifqtH6bQfCbFaICdwYf7gDGQqb9Cx0C+R+cJuaR?= =?us-ascii?Q?axItAPSRrS7a0rQXY2DtbN2msSPsUu0mkCND9uLeDp21JcugV3zHY6SbkMzv?= =?us-ascii?Q?xi+9eToL69sX7t49RzefBSf9QJVyWMs6Mxv+m/kLrmVRw+jwRgOUgf4p12G5?= =?us-ascii?Q?DQL3+jUzNNyuyVbfdanWpsfHTQxnYf08t7zmTIi3xWsAt6SmYWP9vbx4/fWq?= =?us-ascii?Q?o6djVyc3LN7kl4Hh6E9WHG+4hJ8uwfxvk0+j2eP+F7awh4+3ikUr5+ito1ZN?= =?us-ascii?Q?qTr2uAZN+ZmLXi8OkEgfxg1rpdg7uAn5YqPMVw9e4fmgsN831UBRLaaYwZGx?= =?us-ascii?Q?7TqqEMIvNe1F4nwIJ1FM0zWuye9tooCeDDnPMs9c9g8Y8WNdwZxiMxKHfG3I?= =?us-ascii?Q?adKWOrceB7vQjmMaNd58ldgl6cWUogF7cGrWiyEjQkxnZzdR41X+34M29U7D?= =?us-ascii?Q?6XallMkKzTJIdpp5Qca3ChpCw715J7WJeXIk8OVS8xou6YInwvonSLcdli8A?= =?us-ascii?Q?QlAd+xb17rq1GklS9QMXA9nVA6uwS1WfIohfvKXqy2tD3P/B9XxEzSxHsqEW?= =?us-ascii?Q?teJydsX4Az6MDzkjm4PX7tpNQVlAlpYBV5OFAsXby3+qK4hP7+kghOL2aacR?= =?us-ascii?Q?qYRXG4y8MiD3dHEBRZJ4dIln0S2KPot++O2F4JeZB3l7/KOhLY53?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 98ff97e6-b32f-481a-3303-08dec1387d4c X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB8096.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jun 2026 06:22:29.9918 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: q3O+k6+R+f5ZxnTecGgnCDmbrWzPbPfmJxCK82IUrcGvuVk+SMyP3ibrhIs99RYuARmLu+0eNxobPttmf+nvh6d5lKpb3aF62wKS8ncgRDS4QZaxMPWwA4t2y08UeUOK X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA2PR04MB10311 Content-Type: text/plain; charset="utf-8" From: Richard Zhu The current PCIe device tree configuration only defines the MSI interrupt, which is sufficient for basic PCIe operation but limits advanced functionality. Add the following interrupt lines to pcie0 and pcie1 nodes: - dma: DMA interrupt for PCIe DMA operations - intr: General controller events and link state changes - aer: Advanced Error Reporting interrupt - pme: Power Management Event interrupt This enables enhanced PCIe features and capabilities that were previously unavailable due to missing interrupt definitions. Signed-off-by: Richard Zhu --- arch/arm64/boot/dts/freescale/imx95.dtsi | 16 ++++++++++++---- 1 file changed, 12 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx95.dtsi b/arch/arm64/boot/dts= /freescale/imx95.dtsi index 3e35c956a4d7..1a9803f96790 100644 --- a/arch/arm64/boot/dts/freescale/imx95.dtsi +++ b/arch/arm64/boot/dts/freescale/imx95.dtsi @@ -1945,8 +1945,12 @@ pcie0: pcie@4c300000 { bus-range =3D <0x00 0xff>; num-lanes =3D <1>; num-viewport =3D <8>; - interrupts =3D ; - interrupt-names =3D "msi"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "msi", "dma", "intr", "aer", "pme"; #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; interrupt-map =3D <0 0 0 1 &gic 0 0 GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>, @@ -2020,8 +2024,12 @@ pcie1: pcie@4c380000 { bus-range =3D <0x00 0xff>; num-lanes =3D <1>; num-viewport =3D <8>; - interrupts =3D ; - interrupt-names =3D "msi"; + interrupts =3D , + , + , + , + ; + interrupt-names =3D "msi", "dma", "intr", "aer", "pme"; #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; interrupt-map =3D <0 0 0 1 &gic 0 0 GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>, --=20 2.34.1 From nobody Mon Jun 8 06:38:43 2026 Received: from DU2PR03CU002.outbound.protection.outlook.com (mail-northeuropeazon11011064.outbound.protection.outlook.com [52.101.65.64]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F30213D886; Wed, 3 Jun 2026 06:22:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.65.64 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780467761; cv=fail; b=Up+uy0oVKZuPYM1q0f/gJx7Y5fQt8vQQxpHC770/m5todTslozGbrD+2whE4WcLY7VJW/mox/W7T1vL0mKcAsofqQlsWDgL1ItY5nQ6wb9BF0012akhaGIIQWdBXhZVT0hvRvKPIb3j7wOfwStelmD73cz1R8Fmm7nvwNp+7jcI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780467761; c=relaxed/simple; bh=DBZQjmQzmRaLg6Sj4uIw/0J8u3ACD8CkGJa5nYbR0aU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: Content-Type:MIME-Version; b=jv26ByPz9goKkXzAAEkZ6On9B/QWFnB5QN2lQAO8zFBjgZvnUYjyFC0aruQi152AJYVFDGNwIaNeDKGDim8R/nggoHsT1qWaUfV5I1+OPC8VsMGKnqiNHnxq+tE8WNfvkVxEUZBOxuUJG6TSb7dKhyMGQparVHeimj6AiyLo+bE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=tz34NyY2; arc=fail smtp.client-ip=52.101.65.64 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="tz34NyY2" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=OzsQU7/d4/ADQDqcyqFdVoF35YhxOzbA9Zz6GBoS66Bdu4g+VSxdBGm4ffYIxJ9wStFm6X0nSsTm4vV3O9CodW5cNna0qi8MqQu6wMdq/IH2F3WJPL2V+ZItpXo1iXWmH0853peUxIp/18Fgh34FEjy5TXz0wFjPowfQkkxWwiwpZeq2BIXCwa14KI8dpsanwAr89jEF7783iJdLvcJNZsr+D0cJAvODe3MPffayObEP10Z8F3da1bt/dbnX49NUbA48/h/pCO2ut1REtxvVkS9H5m8A+nOLBpxkTOT1hxfRvDGHCb3cd1BmEIvSqnX3GlkdokFo5gEjxrlzGzA2GQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=aeWx2GQHEEjZjG62/nVWrfQaLBt35VLMEvP0EQbvSJE=; b=okxwvbotwgC+BaXRKEJhUaTOrpfEtXtUrrnjJaSTT8i+n9preoJDKYgpYDG2dBndmtg9IFjmJnd3BJT7ubP0nwZ44vlEtAjlJaKOo/me2pRzbSdDXdGTB5tss8c+c84lTNI/K5CP4vJ4bgolcupx21mLgQb0klvpgr/ZSymlKaVxLI0qZAypCU894OyqxKep9UfBdHFyK719aIQH5YinPiPlaQKwB3ZVyE/5AZ5Ed7fwBWJGpFT7mI1UnUyuMqFJ7hgDpIMMw9H3eZlPjEE2BKrEFcgDsDzyAcWfeM05hqYRknYzjCRYB3XuUwUuOmu83h27gEdGm+PusoBqB3dGXQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector1-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=aeWx2GQHEEjZjG62/nVWrfQaLBt35VLMEvP0EQbvSJE=; b=tz34NyY2gWyVaufHHRFiIlm/yUmGjXSyPpuSm3fedDYOy2HYlqv6Xz7nzSH8DxhnFL8Uj9pdt9sVo0SoYwXulZRWi1GKygEeWqOXxZAYzzRFRcEQINLdsw82vBbmd6/7Kh0sIu8ioj/9a6BU19vnFgwJJBYie0dcJwioyTdEfnfvfVLyKqU2XToFvAxRxK/9ZAFUKURzGHNxZbXdCQFFfumMPRROLAo3989nglQB7YEvwyxdCu4X0ibGY3fhDrYMvcpX5+OJ1Vg69fAz2xVOHP7fyUrK+P/QkRpazyK2O7uHZLBdTmoCcHRinQgh9qEpy2p6Cizfmdd2eH2g1yhvZw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from PAXPR04MB8096.eurprd04.prod.outlook.com (2603:10a6:102:1c7::19) by PA1PR04MB11334.eurprd04.prod.outlook.com (2603:10a6:102:4f2::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.92.7; Wed, 3 Jun 2026 06:22:36 +0000 Received: from PAXPR04MB8096.eurprd04.prod.outlook.com ([fe80::68be:f721:5000:3f2d]) by PAXPR04MB8096.eurprd04.prod.outlook.com ([fe80::68be:f721:5000:3f2d%6]) with mapi id 15.21.0092.006; Wed, 3 Jun 2026 06:22:36 +0000 From: hongxing.zhu@oss.nxp.com To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, bhelgaas@google.com, frank.li@nxp.com, l.stach@pengutronix.de, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com Cc: linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, Richard Zhu Subject: [PATCH v6 3/3] PCI: imx6: Add root port reset to support link recovery Date: Wed, 3 Jun 2026 14:25:10 +0800 Message-Id: <20260603062510.3767610-4-hongxing.zhu@oss.nxp.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260603062510.3767610-1-hongxing.zhu@oss.nxp.com> References: <20260603062510.3767610-1-hongxing.zhu@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: MA0PR01CA0044.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:81::17) To PAXPR04MB8096.eurprd04.prod.outlook.com (2603:10a6:102:1c7::19) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PAXPR04MB8096:EE_|PA1PR04MB11334:EE_ X-MS-Office365-Filtering-Correlation-Id: 8b1a2c1f-9164-48c6-9375-08dec1388132 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|366016|19092799006|376014|7416014|921020|6133799003|5023799004|18002099003|22082099003|56012099006|11063799006; X-Microsoft-Antispam-Message-Info: maFRnaFmDqRqyldGYxEpq04u8qo0DjBCql/XG3kEGgWe9WTb/eLXf+WFuELYYdrwLxiXVH7IjxeeAVDq2dafK/6KoXo806IqeCgCF2HuiLyXBOVlEIsUKCr6whcfjpTJefeKX/wpevMVRWY4eEIdyHh8YHc4ehQAfms09HZEz9875ffiqnP1NbkvI1+/RO5JcRjp9cGPPRBUd5u7iLLXd3VkPvbkvORBfcanBNV3OSrpV4cjsjpMpz84DfeYJPBJWQFhLw9zsMmnmCkOLQyJKKGTQzekEVn+4ln8cNBuIZ2CHuOou98tw/CutTFVzcB4jHlYs7L8Q5vvGMVCvDdDK6CluaVYW9FNNfeI93UiYMGTSJoZztbljiNxdgVUTrmiEJtyLFKFDw6m3/fobjSsUDNdKhHrp1hZqOcP+7xQ9amxn1xd7Fw4hEes/Uk8/uC6Kz8JUEm6jEB5ra5rLIdOgEUA4jErHO/uTBu9+u2fpvES7CROlQ6HQB4PV47pikBHWBPXIAgn1f7+zW49sy1oDzVvMW1Q6PIO5uew2zujhj+/LhC6AqjyrJHMR3L1DTCeJ7ii1c58I73hFJMjE/dyOnO+YPNdqCyBNtLvXI33FcHUzgmmQaNAROhUeLTM7ivQ3y0QI1gUVUSXvKbUCDPZBauXzZCOZY3BNrquf0AZwHU2TAlsjUzV8DE27gWW7O1mRNV+9Bckl86KuFgVFuF7J8d5z0jjRGm0i77IePg5r7A= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB8096.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(19092799006)(376014)(7416014)(921020)(6133799003)(5023799004)(18002099003)(22082099003)(56012099006)(11063799006);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?dgeVUDbyGs1s2qJi5zm/ikt6V3UhDd3+AmLt8AS0nhyQ3gelzml6LoOg+Yt/?= =?us-ascii?Q?us6L909AIt60/KQwZtpjXznvoQUxHcYT010BtfNT5V2JVoQrTGOGuWqnloEV?= =?us-ascii?Q?I24ya8yM1LcJt2bIK9KPLqCfm8vcocECEaOVKlYiqc41DB/qF9yCJdyY1mA/?= =?us-ascii?Q?GTUHnTTdhVMekRO9dpuqTGFYMd/Xuki2eJEOqgjeE/hW1pmFzxIVcY4U7Ngd?= =?us-ascii?Q?FSNCavxfygCPIqZyFvUUPT6KHkc17NXP9iKQK60NBurLa9KEKDZi+YxdkB28?= =?us-ascii?Q?YyGs8Ittp/CIRwjajjFY7uMJxJyt9wJLVhcQgaogjRNqqKaSgUK8Nq4S5T1a?= =?us-ascii?Q?/LEHd2DYoiXwav8WTKJaKArV07+wjGX6m/vfd8hO18tLyMgTisQcBPXiaUl9?= =?us-ascii?Q?XAWU14tYGb2RvumkS2zw1uFYeCDIz1rT/ZVWa5TXHx37dD6A7w9GLPbWroAw?= =?us-ascii?Q?4Bf05aY0T0Lz8e6qNYJpz+r8F1AFxS7sHDW/c/zjEFirng3ItcAHYkWwYMwk?= =?us-ascii?Q?saN3Whyr9T5L+mvGexHLZLCUSr+yB9xhiFeYcBALU4DpC5hTw5OIQY1zJCOm?= =?us-ascii?Q?g+DSzPm2EIUHp2Gyetwes/e5liSkBS1lE4GrvcjIlRBuDsTrU89vZXIZOjrT?= =?us-ascii?Q?pFYEIjspZ/6H8iRF4KYLQsFg75aky8H8mbcrtbxzzgqz1fkxHF7r7cGYDfTe?= =?us-ascii?Q?dLLM1bLuO1+B/e9Ys73xIFtwY340ZIGk3qvHO0m4V5fWV12iFW5m0EIVsCb0?= =?us-ascii?Q?Y9Oa86EH9ApULI/mB4HXliTOvn+Nzv7TP80U92JR3QLjUKOI3+zYa0WLz/VL?= =?us-ascii?Q?2+ozx9Pk70oiVvTledzXPvaTfIXrtqTZZkj+HiXc8ePimNuHJgTdA42g8Sg+?= =?us-ascii?Q?nomf7V6HeA9F7+rnZkcObRSb+U3Nm++WciMGsWGtabuwfrAdLDgzIbWxWoKr?= =?us-ascii?Q?ByjBuUe2xFD/fdW31yBqLzc9g+Bay2EObtvqo3ifI84840ubrxzFY6yKsG9u?= =?us-ascii?Q?vVnPjgxCw8jCsQfevDeqO5v3PvXEhgdp2EjNQ2QtRzeFtnUIuXsefNml5vCV?= =?us-ascii?Q?+EysCUe4TiYfsbCLS9r+/v3kmX2o1BOdgmSDrRoqteD6IAsTKAeHpMw+rq9h?= =?us-ascii?Q?I+IbTl9g3JQdhQ/ggj28QpJH6U01HthgK2mEAlwEUSPgXxcruxWSaq+kt9mj?= =?us-ascii?Q?2XF1c9a/PqB7WBp0uuO4eUQlhxn+QVUNOxOmvHiapVdry74k/DyYiH4JHSao?= =?us-ascii?Q?xbl/s2PA4KiesRnuXYzM3/mp7JloV1XgqlMzRcma5lxfABKbIZFIj16Hifhv?= =?us-ascii?Q?DWSB80AUhww3aEaBOAhRbUeKyUOiwlmkdz/mNh9IQC8b8Wgw8EBxo93CZosq?= =?us-ascii?Q?V56untu8/+1sJcB3Pz+ZsQzQV9YWfmcoX8qfrNrkU80xJ1m045H3MEQOl/R+?= =?us-ascii?Q?YMTa3Eoi3/ZpjabUcRonFxzdgtBbKDOwlq39m5lHHgMmzJ9ozc8BKeOsoLyb?= =?us-ascii?Q?BCn3WBTtuqCcaas72k9UjMhaKEZ5LpyrLbkGkFVbKN+pGQpDBf3Yod4K2Uac?= =?us-ascii?Q?QpKya/seZMRIplNjBE38wMRzaE2lS7y4GnZHMoufzfZqCV12cSbalZvc83FD?= =?us-ascii?Q?GVAB+f+8uW/G7pD+oq7oL6IjKq5v0n3oieRSlHLzxU+Ji/X9l2+ySzhJFBNP?= =?us-ascii?Q?4XECOgHphUl1Jh5gMzP1r17LPOEY5jpVjwdHlBVcltB3EdG0x1cbWeLXFLAD?= =?us-ascii?Q?jacpnHBSHTtLz3eL5ZXZ2oqFCsN+Ku2YCO5uIg1ev8istHvuBgQh?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8b1a2c1f-9164-48c6-9375-08dec1388132 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB8096.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jun 2026 06:22:36.5558 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Z88Cvaf1Sucmg2CQiaw6qXVf1YTk9cjJ3gySVSg3RWQLURNXb7gKcNsYtFA+DT6Uxu9jTcJNvPFw5VkD54J8hzT2S/ybEIKciBaan5w33pMajd0kOwNO7JrKRBwpR64+ X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA1PR04MB11334 Content-Type: text/plain; charset="utf-8" From: Richard Zhu The PCIe link can go down due to various unexpected circumstances. Add root port reset support to enable link recovery for the i.MX PCIe controller when the optional "intr" interrupt is present. When a link down event occurs, reset the root port by: uninitializing the PCIe controller, re-initializing it, and restarting the link. On i.MX95 platforms, link events and PME share the same interrupt line. The link event interrupt cannot use a threaded-only IRQ handler because the PME driver uses request_irq() with only the IRQF_SHARED flag set, which requires a primary handler. To handle this shared interrupt scenario, register a primary interrupt handler with IRQF_SHARED for link events and manipulate the link event enable bits to ensure the shared interrupt source triggers only one handler at a time. Signed-off-by: Richard Zhu --- drivers/pci/controller/dwc/pci-imx6.c | 123 ++++++++++++++++++++++++++ 1 file changed, 123 insertions(+) diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller= /dwc/pci-imx6.c index 773ab65b2afa..aa5c90be23df 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -79,6 +79,10 @@ #define IMX95_SID_MASK GENMASK(5, 0) #define IMX95_MAX_LUT 32 =20 +#define IMX95_LINK_INT_CTRL_STS 0x1040 +#define IMX95_LINK_DOWN_INT_STS BIT(11) +#define IMX95_LINK_DOWN_INT_EN BIT(10) + #define IMX95_PCIE_RST_CTRL 0x3010 #define IMX95_PCIE_COLD_RST BIT(0) =20 @@ -126,6 +130,8 @@ enum imx_pcie_variants { #define IMX_PCIE_MAX_INSTANCES 2 =20 struct imx_pcie; +static int imx_pcie_reset_root_port(struct pci_host_bridge *bridge, + struct pci_dev *pdev); =20 struct imx_pcie_drvdata { enum imx_pcie_variants variant; @@ -158,6 +164,7 @@ struct imx_pcie { bool supports_clkreq; bool enable_ext_refclk; struct regmap *iomuxc_gpr; + int lnk_intr; u16 msi_ctrl; u32 controller_id; struct reset_control *pciephy_reset; @@ -1394,6 +1401,13 @@ static int imx_pcie_host_init(struct dw_pcie_rp *pp) =20 imx_setup_phy_mpll(imx_pcie); =20 + /* + * Callback invoked by PCI core when link down is detected and + * recovery is needed. + */ + if (pp->bridge) + pp->bridge->reset_root_port =3D imx_pcie_reset_root_port; + return 0; =20 err_phy_off: @@ -1661,6 +1675,9 @@ static int imx_pcie_suspend_noirq(struct device *dev) if (!(imx_pcie->drvdata->flags & IMX_PCIE_FLAG_SUPPORTS_SUSPEND)) return 0; =20 + if (imx_pcie->lnk_intr > 0) + regmap_clear_bits(imx_pcie->iomuxc_gpr, IMX95_LINK_INT_CTRL_STS, + IMX95_LINK_DOWN_INT_EN); imx_pcie_msi_save_restore(imx_pcie, true); if (imx_check_flag(imx_pcie, IMX_PCIE_FLAG_HAS_LUT)) imx_pcie_lut_save(imx_pcie); @@ -1711,6 +1728,9 @@ static int imx_pcie_resume_noirq(struct device *dev) if (imx_check_flag(imx_pcie, IMX_PCIE_FLAG_HAS_LUT)) imx_pcie_lut_restore(imx_pcie); imx_pcie_msi_save_restore(imx_pcie, false); + if (imx_pcie->lnk_intr > 0) + regmap_set_bits(imx_pcie->iomuxc_gpr, IMX95_LINK_INT_CTRL_STS, + IMX95_LINK_DOWN_INT_EN); =20 return 0; } @@ -1720,6 +1740,85 @@ static const struct dev_pm_ops imx_pcie_pm_ops =3D { imx_pcie_resume_noirq) }; =20 +static irqreturn_t imx_pcie_lnk_irq_isr(int irq, void *priv) +{ + struct imx_pcie *imx_pcie =3D priv; + struct dw_pcie *pci =3D imx_pcie->pci; + struct device *dev =3D pci->dev; + u32 val; + + regmap_read(imx_pcie->iomuxc_gpr, IMX95_LINK_INT_CTRL_STS, &val); + if (val & IMX95_LINK_DOWN_INT_STS) { + dev_dbg(dev, "PCIe link down detected, initiating recovery\n"); + /* Clear link down interrupt status by writing 1b'1 to it */ + regmap_set_bits(imx_pcie->iomuxc_gpr, IMX95_LINK_INT_CTRL_STS, + IMX95_LINK_DOWN_INT_STS); + regmap_clear_bits(imx_pcie->iomuxc_gpr, IMX95_LINK_INT_CTRL_STS, + IMX95_LINK_DOWN_INT_EN); + + return IRQ_WAKE_THREAD; + } + + return IRQ_NONE; +} + +static irqreturn_t imx_pcie_lnk_irq_thread(int irq, void *priv) +{ + struct imx_pcie *imx_pcie =3D priv; + struct dw_pcie *pci =3D imx_pcie->pci; + struct dw_pcie_rp *pp =3D &pci->pp; + struct pci_dev *port; + + for_each_pci_bridge(port, pp->bridge->bus) + if (pci_pcie_type(port) =3D=3D PCI_EXP_TYPE_ROOT_PORT) + pci_host_handle_link_down(port); + + regmap_set_bits(imx_pcie->iomuxc_gpr, IMX95_LINK_INT_CTRL_STS, + IMX95_LINK_DOWN_INT_EN); + + return IRQ_HANDLED; +} + +static int imx_pcie_reset_root_port(struct pci_host_bridge *bridge, + struct pci_dev *pdev) +{ + struct pci_bus *bus =3D bridge->bus; + struct dw_pcie_rp *pp =3D bus->sysdata; + struct dw_pcie *pci =3D to_dw_pcie_from_pp(pp); + struct imx_pcie *imx_pcie =3D to_imx_pcie(pci); + int ret; + + imx_pcie_msi_save_restore(imx_pcie, true); + if (imx_check_flag(imx_pcie, IMX_PCIE_FLAG_HAS_LUT)) + imx_pcie_lut_save(imx_pcie); + imx_pcie_stop_link(pci); + imx_pcie_host_exit(pp); + + ret =3D imx_pcie_host_init(pp); + if (ret) { + dev_err(pci->dev, "Failed to re-init PCIe\n"); + return ret; + } + ret =3D dw_pcie_setup_rc(pp); + if (ret) + goto err_host_deinit; + + imx_pcie_start_link(pci); + dw_pcie_wait_for_link(pci); + + if (imx_check_flag(imx_pcie, IMX_PCIE_FLAG_HAS_LUT)) + imx_pcie_lut_restore(imx_pcie); + imx_pcie_msi_save_restore(imx_pcie, false); + + dev_dbg(pci->dev, "Root port reset completed\n"); + return 0; + +err_host_deinit: + imx_pcie_host_exit(pp); + + return ret; +} + static int imx_pcie_probe(struct platform_device *pdev) { struct device *dev =3D &pdev->dev; @@ -1919,9 +2018,33 @@ static int imx_pcie_probe(struct platform_device *pd= ev) val |=3D PCI_MSI_FLAGS_ENABLE; dw_pcie_writew_dbi(pci, offset + PCI_MSI_FLAGS, val); } + + /* Get link event irq if it is present */ + imx_pcie->lnk_intr =3D platform_get_irq_byname_optional(pdev, "intr"); + if (imx_pcie->lnk_intr > 0) { + ret =3D devm_request_threaded_irq(dev, imx_pcie->lnk_intr, + imx_pcie_lnk_irq_isr, + imx_pcie_lnk_irq_thread, + IRQF_SHARED, + "lnk", imx_pcie); + if (ret) { + dev_err_probe(dev, ret, + "unable to request LNK IRQ\n"); + goto err_host_deinit; + } + + regmap_set_bits(imx_pcie->iomuxc_gpr, + IMX95_LINK_INT_CTRL_STS, + IMX95_LINK_DOWN_INT_EN); + } } =20 return 0; + +err_host_deinit: + dw_pcie_host_deinit(&pci->pp); + + return ret; } =20 static void imx_pcie_shutdown(struct platform_device *pdev) --=20 2.34.1