From nobody Mon Jun 8 06:36:20 2026 Received: from mail-pf1-f175.google.com (mail-pf1-f175.google.com [209.85.210.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5475C30F81A for ; Wed, 3 Jun 2026 04:36:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.175 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780461368; cv=none; b=dd/4wwuwZ0mk+oh9M9eVxY4BGve9sHYy7XChdeT/j65t54MG6nevf/hSvBtmIX4CBg4isLaXTcQp3r32GwLk21MdjmJ/8iVmRW1SFNCumF3YO9MRtnMH0V+j2JTVQv72F0bPEFYz7z+tmVnY0ctP8bOvwcfLNk0Vtt5hAiclJQk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780461368; c=relaxed/simple; bh=RsY2oIuWkiPL5Y9qoeuUbOymeqGvcojBKj+xOb2EDc0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=sGoeFWNuqkBP8qTp2TFxj2Jxe7+ahBxiqgHjnQsYfhrHiSybTKy3XUuMAhRUR7v2l0m/myVKvdnHVRB7MlG6d3tLJodMlU7O/vQaG46DGrXnemIxk977kI+hvGR5mCOzPHLvlLe+FT18iKpixhEAJJSYRCvStW7mk22gpoOSJfA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ux9qC+Qn; arc=none smtp.client-ip=209.85.210.175 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ux9qC+Qn" Received: by mail-pf1-f175.google.com with SMTP id d2e1a72fcca58-84236f9b638so1607303b3a.2 for ; Tue, 02 Jun 2026 21:36:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780461366; x=1781066166; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1WhyjqFeKhuYhkhKO1bR1hDfl8+mFdDMpPiPRXHEMcE=; b=Ux9qC+QnYBIDaKayaKaAhanqRlgSXNOJ23nv4ywI+xLj97af4B2AE/C0xzBPo2ZVL2 /iHEZFIvQ1b9GmAJafH1klEQbiJd6dbE7DPNMMK7SIIfRBLqEVSyKg2lkzBm7qPpmfvo /14aUaKnOlJuw+aoAgT5CpMu4qEOp9tgSQaaSg9W9qRwjboZ2KlJ8rSXPPz7mGuc0kUI 96CLTW3BzPtMslTD6gXcHsnGrOWtU7k50X4f3Cc1gLN+P4uG8zeB8p/S8CE/wLNQbLhJ hUb2VvtK2KOmgG4QQnrIZEqCRYRJNMlBXOzekLegkbu9J3xhns0sHp3/o9xDL/U7SfJX AO1w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780461366; x=1781066166; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1WhyjqFeKhuYhkhKO1bR1hDfl8+mFdDMpPiPRXHEMcE=; b=YM8ulImsxUNjBtHR/37YOo/kvw1FJUfkgMMsPlQPJeis5Gl5AKh/TL+WkgeDrF5+eU 7i+ys14O1knyJQeer2PpTTZQw9KGlKqGII4ygP+Yc1vGmqWFwjVMKQMK6es4maDTUAeO lfYuIISgmFpXFIOjf8CK/7qSABWeTeCbF/mKOh4wQaAPtw79waiTsOl62ppcVZ5D4o/T dSNh5QgqLkqggaILZ459IBLiu3u4mCoHINRBQ54EdJYyA9IFjcxnloJjfo6onFECrDjC saY4yWZ0EjYuQS55NK0BeLNEQquBe6IgvpAMrR0Wy4FC0vmDrEmTshvdsTCyXPkalbgF F/ww== X-Forwarded-Encrypted: i=1; AFNElJ/sos9YqP0TiSWZEb43oBSTNtrtCp43TrzwK+ZJ49cEOtJpI69uJqMJA70IW/LBE/aS4ZGdj/ypl9ILwQ8=@vger.kernel.org X-Gm-Message-State: AOJu0YwUv3eKp87H3kzchfgaMq9vBHE+OoA4kTexirXj2t5NDD3YEzAu PxytgUyHDwyplzx1KRtQwtnA6xVY1CU3GKnz7Abjey4oDVFlup4C6m6G X-Gm-Gg: Acq92OG8rBN3M11c96oNmD4T6tRqWZTynBWC6J6FLifVOS0rziiK86o6XGOWHnOr4nb vDKC8IqtYK7O68MdDzfBnIl0DLb5MUTKG0KDQ8YDlnWaE1UT9ntgpXWDRCBYr+7jrX4mNMxIlmu rvQxw53gWkqTvhgiIac9HZYX9nrWwnyY/YGmWlZl6Egz4sqKxPKLw8o/7XYqMo50IMQP6rPqcOc Fp9LfBkwbtrl8KEXfL3bTolvYkKQy7VqdDmgk+1SrWVGsJuzlz/suw5UqzcPX3vp6krgHyBPevB FOOMM42LorFr/m8cD4uArEEr2IrbELOCvGxKE9p2BRYLkwEdvlIU3jTuI4fJGgFDRU6Sfr7HvPk qTlaqiq1rWZzK1f7C6DxZTMZOv8el+t8D9uIAerolujSmWybH9cJxFyhwKmTUf3ngxF4NpRigXi bFO0XPbmQpRiDv1q1+sGqkmMEA/hD5SppHZyj92ku54IamQzozsaJ1qS6iNOLS7+xI8Zi9p1/Jj 3vkO7obh4QF/TgTv0cpXlk1 X-Received: by 2002:a05:6a00:1d9e:b0:82c:e60c:f36d with SMTP id d2e1a72fcca58-84284facfd3mr1597329b3a.48.1780461366633; Tue, 02 Jun 2026 21:36:06 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84282904889sm1478742b3a.55.2026.06.02.21.36.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Jun 2026 21:36:06 -0700 (PDT) From: Chi-Wen Weng To: broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-kernel@lists.infradead.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cwweng@nuvoton.com, Chi-Wen Weng Subject: [PATCH 1/2] dt-bindings: spi: Add for Nuvoton MA35D1 SoC QSPI Controller Date: Wed, 3 Jun 2026 12:35:50 +0800 Message-Id: <20260603043551.1062112-2-cwweng.linux@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260603043551.1062112-1-cwweng.linux@gmail.com> References: <20260603043551.1062112-1-cwweng.linux@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Signed-off-by: Chi-Wen Weng --- .../bindings/spi/nuvoton,ma35d1-qspi.yaml | 61 +++++++++++++++++++ 1 file changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qs= pi.yaml diff --git a/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml= b/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml new file mode 100644 index 000000000000..f7b9cb52d8e5 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/nuvoton,ma35d1-qspi.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/nuvoton,ma35d1-qspi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton MA35D1 Quad SPI Controller + +maintainers: + - Chi-Wen Weng + +allOf: + - $ref: spi-controller.yaml# + +properties: + compatible: + const: nuvoton,ma35d1-qspi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - clocks + +unevaluatedProperties: false + +examples: + - | + #include + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + spi@40680000 { + compatible =3D "nuvoton,ma35d1-qspi"; + reg =3D <0x0 0x40680000 0x0 0x100>; + interrupts =3D ; + clocks =3D <&clk QSPI0_GATE>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + flash@0 { + compatible =3D "jedec,spi-nor"; + spi-max-frequency =3D <30000000>; + reg =3D <0>; + spi-rx-bus-width =3D <4>; + spi-tx-bus-width =3D <1>; + }; + }; + }; + --=20 2.25.1 From nobody Mon Jun 8 06:36:20 2026 Received: from mail-pf1-f182.google.com (mail-pf1-f182.google.com [209.85.210.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8CFFB3EFFDE for ; Wed, 3 Jun 2026 04:36:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780461378; cv=none; b=G2QUQvpXgdsUOdAVMdoy6ayJxbQizdJUMneQQ6YVL1wu6t6WQo7wCd8bA/DrYVyCzNddqRb0Wv8VNPgXg28oOGBPbqPMmm5Evvrl2rI+t4gnPXCq4mk9jv1Sa+bR51pYABO8pbhzb/OJ890DTmCimuHIXV5mYj0WLnTn2q4yXgk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780461378; c=relaxed/simple; bh=tKLHF8nmZVNHk1VgsYRAe16bX/WMh7hX6NXPIPIXHzM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=KjHKeCNp4flhCPPb2ORxNMrM3vLKi57E/4n6eHD3TZuUv/tmCOgyDRxXTkjArdbX+WmiwwcYPhVYh3kOo1+8DG/9gO7vK7TZeQ/J0Cxitnx90brfFJNvdzFHXzsRuBo2zE+sOLzJK2HqCkE1Rc87TgzJchMVW9akm2LnQ8XGi64= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=O6sXUmD2; arc=none smtp.client-ip=209.85.210.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="O6sXUmD2" Received: by mail-pf1-f182.google.com with SMTP id d2e1a72fcca58-8422f148dfcso1827975b3a.3 for ; Tue, 02 Jun 2026 21:36:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780461372; x=1781066172; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=y1evQ5kO8HQHNHnOMnCQhjQduCxfR+jr1fpIIuR9xz8=; b=O6sXUmD2lfAyhzk6PsXqabpbLDiEzJIL24ZpgHNCW5zW1i3iD2INKMQ8jIUMazIE+8 XGxK3eyCZV0lBjRSrty9T2mzZ2MrflGaUxxCjJBvRGDKgwc7xcmauUXq1YtbxGRa3//z S4TWSmhBmNdKGbOZ4lWPmB9uXfXokzdIK28geWWDnotO2Vy5g/pIEZolyanor/bVGJqs PYh3XVRStZxmTMdlOO944Xb+o5TKWHIhhmG6D1VNL2L2hPAVhmr+2Smlo58qpI4CPbxF 2O8vlDjnAfI5exMSX02b2UzzY1+Y+wEyytiBfkjyA0jvxDTmXkUuflZBTq2roBUpLRY6 9PTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780461372; x=1781066172; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=y1evQ5kO8HQHNHnOMnCQhjQduCxfR+jr1fpIIuR9xz8=; b=IXEGtthkpX1FjayFu3Wf0khca8SR4JcvyU1srRsNJHNjbxadPSzTCy4IPrPrgh8YfO bFsjQ5EoRDplng1M/yVSfI/9DVS54mA1O5G3ArTpSCtTw4TmhVSXno/LPhrTtwj4nBDc BJbj3vwxeFIh4SZRuN3AC+oqab3osiqNcr82FvBq4kMaBl9AwkXngeArbl4u88ZASIN9 zc5R+z0mlpaIE1+uOMzV63J0M4XG8RgPbcp+Jnv1ulDnh3tPGs4hONOv3AozypSfXrvE 7HXxsxaE27lYaV+icXyEQEpU/cYs4yxCHAX+RtHdQTD4eHKG2lVtl+F5o8wy7Lrp+1yQ naNA== X-Forwarded-Encrypted: i=1; AFNElJ8dU4eCZgNG1g0dmHYNJNuEklekkJHfkhCCx8bd/MY9Ah1hZe7GVhGEDPRTDhz6aAPPkPLYJjyA7oeL0z0=@vger.kernel.org X-Gm-Message-State: AOJu0YzaS1GSdpQ6q2q3dFu4i3WBXPTuKrNyX3vvlWdE8rYv0Ux1Y6kX CI+g5nsbBD7WSJ4ii+z1uw0cybIgkhS5nKmB1QWdSJ3Y0EbrS5LWtbrH X-Gm-Gg: Acq92OG+jolIFkEvRDPdib3t51DYcfduouU5uAgewcsGTvS+u4xyKnVDfP8gzYPEr91 fejh2b17kPW02vCIZW75opE7q/l7QuCLmPAv1MIMRiloiGCijPGBBzjgwgZgMQ4Nq29O7dwXXds qHA3skSO+5Q4aqgSXNIlSmVvg8H8J04unMenPLdr8rOUXv4b0kMsbWQnyqEyBtXgFGHKwZOVz// KLukSjkTnqXQAnxrv9XRnWtDyAx+KpCYFeCWSn8bpBvGUD803j1mlB629L1FZX8gcWURRsNJC7L jY3b+EozvR5PS86zdIh7dLhqxJ4HD4+8obmsBP3Yhu0g6+MieM1Ft4eqt++M93EY6+wxUdRtvtO xIHjjakWDue1YWpv297YxZawFVYC0bV548Ola1hT4jc/elq/NNqxONQRKETNKaSAlHU0tSEdyHp jW6ibVAwmdcs+R2bQ7KQk6VgKZIDDcjyxlAU6PH//EaH05+ix10RA3237k+0wkDEcO5iEgvp2jf i/s3cCBCbvb4e7VnVBrXMG/ X-Received: by 2002:a05:6a00:1d96:b0:842:5b63:6114 with SMTP id d2e1a72fcca58-84284db32e5mr1797496b3a.13.1780461371681; Tue, 02 Jun 2026 21:36:11 -0700 (PDT) Received: from localhost.localdomain (60-250-196-139.hinet-ip.hinet.net. [60.250.196.139]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84282904889sm1478742b3a.55.2026.06.02.21.36.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Jun 2026 21:36:11 -0700 (PDT) From: Chi-Wen Weng To: broonie@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: linux-arm-kernel@lists.infradead.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, cwweng@nuvoton.com, Chi-Wen Weng Subject: [PATCH 2/2] spi: Add Nuvoton MA35D1 QSPI controller support Date: Wed, 3 Jun 2026 12:35:51 +0800 Message-Id: <20260603043551.1062112-3-cwweng.linux@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260603043551.1062112-1-cwweng.linux@gmail.com> References: <20260603043551.1062112-1-cwweng.linux@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Signed-off-by: Chi-Wen Weng --- drivers/spi/Kconfig | 6 + drivers/spi/Makefile | 1 + drivers/spi/spi-ma35d1-qspi.c | 579 ++++++++++++++++++++++++++++++++++ 3 files changed, 586 insertions(+) create mode 100644 drivers/spi/spi-ma35d1-qspi.c diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig index b563f49e2197..1fde55abc36a 100644 --- a/drivers/spi/Kconfig +++ b/drivers/spi/Kconfig @@ -694,6 +694,12 @@ config SPI_LJCA This driver can also be built as a module. If so, the module will be called spi-ljca. =20 +config SPI_MA35D1_QSPI + tristate "Nuvoton MA35D1 QSPI Controller" + help + This driver provides support for Nuvoton MA35D1 + QSPI controller in master mode. + config SPI_MESON_SPICC tristate "Amlogic Meson SPICC controller" depends on COMMON_CLK diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile index 9d36190a9884..ed1615bf5684 100644 --- a/drivers/spi/Makefile +++ b/drivers/spi/Makefile @@ -85,6 +85,7 @@ obj-$(CONFIG_SPI_LOONGSON_CORE) +=3D spi-loongson-core.o obj-$(CONFIG_SPI_LOONGSON_PCI) +=3D spi-loongson-pci.o obj-$(CONFIG_SPI_LOONGSON_PLATFORM) +=3D spi-loongson-plat.o obj-$(CONFIG_SPI_LP8841_RTC) +=3D spi-lp8841-rtc.o +obj-$(CONFIG_SPI_MA35D1_QSPI) +=3D spi-ma35d1-qspi.o obj-$(CONFIG_SPI_MESON_SPICC) +=3D spi-meson-spicc.o obj-$(CONFIG_SPI_MESON_SPIFC) +=3D spi-meson-spifc.o obj-$(CONFIG_SPI_MICROCHIP_CORE_QSPI) +=3D spi-microchip-core-qspi.o diff --git a/drivers/spi/spi-ma35d1-qspi.c b/drivers/spi/spi-ma35d1-qspi.c new file mode 100644 index 000000000000..119c06464cb0 --- /dev/null +++ b/drivers/spi/spi-ma35d1-qspi.c @@ -0,0 +1,579 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Nuvoton MA35D1 QSPI controller driver + * + * Copyright (c) 2026 Nuvoton Technology Corp. + * Author: Chi-Wen Weng + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* Register offset definitions */ +#define NUVOTON_QSPI_CTL_OFFSET 0x00 /* Control Register, RW */ +#define NUVOTON_QSPI_CLKDIV_OFFSET 0x04 /* Clock Divider Register, RW */ +#define NUVOTON_QSPI_SSCTL_OFFSET 0x08 /* Slave Select Register, RW */ +#define NUVOTON_QSPI_FIFOCTL_OFFSET 0x10 /* FIFO Control Register, RW */ +#define NUVOTON_QSPI_STATUS_OFFSET 0x14 /* Status Register, RW */ +#define NUVOTON_QSPI_TX_OFFSET 0x20 /* Data Transmit Register, WO */ +#define NUVOTON_QSPI_RX_OFFSET 0x30 /* Data Receive Register, RO */ + +/* QSPI Control Register bit masks */ +#define NUVOTON_QSPI_CTL_QUADIOEN_MASK BIT(22) /* Quad I/O Mode Enable */ +#define NUVOTON_QSPI_CTL_DUALIOEN_MASK BIT(21) /* Dual I/O Mode Enable */ +#define NUVOTON_QSPI_CTL_DATDIR_MASK BIT(20) /* Data Port Direction Contro= l */ +#define NUVOTON_QSPI_CTL_REORDER_MASK BIT(19) /* Byte Reorder Function Ena= ble */ +#define NUVOTON_QSPI_CTL_LSB_MASK BIT(13) /* Send LSB First */ +#define NUVOTON_QSPI_CTL_DWIDTH_MASK GENMASK(12, 8) /* Data Width */ +#define NUVOTON_QSPI_CTL_SUSPITV_MASK GENMASK(7, 4) /* Suspend Interval */ +#define NUVOTON_QSPI_CTL_CLKPOL_MASK BIT(3) /* Clock Polarity */ +#define NUVOTON_QSPI_CTL_TXNEG_MASK BIT(2) /* Transmit on Negative Edge */ +#define NUVOTON_QSPI_CTL_RXNEG_MASK BIT(1) /* Receive on Negative Edge */ +#define NUVOTON_QSPI_CTL_SPIEN_MASK BIT(0) /* QSPI Transfer Control Enable= */ + +/* QSPI Clock Divider Register bit masks */ +#define NUVOTON_QSPI_CLKDIV_MASK GENMASK(8, 0) /* Clock Divider */ + +/* QSPI Slave Select Control Register bit masks */ +#define NUVOTON_QSPI_SSCTL_SSACTPOL_MASK BIT(2) /* Slave Selection Active = Polarity */ +#define NUVOTON_QSPI_SSCTL_SS1_MASK BIT(1) /* Slave Selection 1 Control */ +#define NUVOTON_QSPI_SSCTL_SS0_MASK BIT(0) /* Slave Selection 0 Control */ + +/* QSPI FIFO Control Register bit masks */ +#define NUVOTON_QSPI_FIFOCTL_TXRST_MASK BIT(1) /* Transmit Reset */ +#define NUVOTON_QSPI_FIFOCTL_RXRST_MASK BIT(0) /* Receive Reset */ + +/* QSPI Status Register bit masks */ +#define NUVOTON_QSPI_STATUS_TXRXRST_MASK BIT(23) /* TX or RX Reset Status = */ +#define NUVOTON_QSPI_STATUS_TXFULL_MASK BIT(17) /* Transmit FIFO Full */ +#define NUVOTON_QSPI_STATUS_TXEMPTY_MASK BIT(16) /* Transmit FIFO Empty */ +#define NUVOTON_QSPI_STATUS_SPIENSTS_MASK BIT(15) /* QSPI Enable Status */ +#define NUVOTON_QSPI_STATUS_RXFULL_MASK BIT(9) /* Receive FIFO Full */ +#define NUVOTON_QSPI_STATUS_RXEMPTY_MASK BIT(8) /* Receive FIFO Empty */ +#define NUVOTON_QSPI_STATUS_UNITIF_MASK BIT(1) /* Unit Transfer Interrupt = Flag */ +#define NUVOTON_QSPI_STATUS_BUSY_MASK BIT(0) /* Busy Status */ + +#define NUVOTON_QSPI_DEFAULT_NUM_CS 2 +#define NUVOTON_QSPI_DEFAULT_BPW 8 +#define NUVOTON_QSPI_TIMEOUT_US 10000 + +struct nuvoton_qspi { + void __iomem *regs; + struct clk *clk; + struct device *dev; + u32 speed_hz; + u8 bits_per_word; +}; + +static u32 nuvoton_qspi_read(struct nuvoton_qspi *qspi, u32 reg) +{ + return readl(qspi->regs + reg); +} + +static void nuvoton_qspi_write(struct nuvoton_qspi *qspi, u32 val, u32 reg) +{ + writel(val, qspi->regs + reg); +} + +static void nuvoton_qspi_update_bits(struct nuvoton_qspi *qspi, u32 reg, + u32 mask, u32 val) +{ + u32 tmp; + + tmp =3D nuvoton_qspi_read(qspi, reg); + tmp &=3D ~mask; + tmp |=3D val & mask; + nuvoton_qspi_write(qspi, tmp, reg); +} + +static int nuvoton_qspi_wait_ready(struct nuvoton_qspi *qspi) +{ + u32 val; + + return readl_poll_timeout(qspi->regs + NUVOTON_QSPI_STATUS_OFFSET, + val, + !(val & NUVOTON_QSPI_STATUS_BUSY_MASK), + 0, NUVOTON_QSPI_TIMEOUT_US); +} + +static int nuvoton_qspi_reset_fifo(struct nuvoton_qspi *qspi) +{ + u32 val; + + val =3D nuvoton_qspi_read(qspi, NUVOTON_QSPI_FIFOCTL_OFFSET); + val |=3D NUVOTON_QSPI_FIFOCTL_TXRST_MASK | + NUVOTON_QSPI_FIFOCTL_RXRST_MASK; + nuvoton_qspi_write(qspi, val, NUVOTON_QSPI_FIFOCTL_OFFSET); + + /* FIFO reset is extremely fast, safe to keep atomic for this micro-wait = */ + return readl_poll_timeout_atomic(qspi->regs + NUVOTON_QSPI_STATUS_OFFSET, + val, + !(val & NUVOTON_QSPI_STATUS_TXRXRST_MASK), + 1, NUVOTON_QSPI_TIMEOUT_US); +} + +static int nuvoton_qspi_set_speed(struct nuvoton_qspi *qspi, u32 speed_hz) +{ + unsigned long clk_rate; + u32 div; + + if (!speed_hz) + return -EINVAL; + + if (qspi->speed_hz =3D=3D speed_hz) + return 0; + + clk_rate =3D clk_get_rate(qspi->clk); + if (!clk_rate) { + dev_err(qspi->dev, "failed to get clock rate\n"); + return -EINVAL; + } + + div =3D DIV_ROUND_UP(clk_rate, speed_hz) - 1; + if (div > FIELD_MAX(NUVOTON_QSPI_CLKDIV_MASK)) { + dev_err(qspi->dev, "unsupported SPI clock %u Hz\n", speed_hz); + return -EINVAL; + } + + nuvoton_qspi_write(qspi, FIELD_PREP(NUVOTON_QSPI_CLKDIV_MASK, div), + NUVOTON_QSPI_CLKDIV_OFFSET); + qspi->speed_hz =3D speed_hz; + + return 0; +} + +static int nuvoton_qspi_set_bits_per_word(struct nuvoton_qspi *qspi, u8 bp= w) +{ + u32 val; + + if (bpw !=3D 8 && bpw !=3D 16 && bpw !=3D 32) + return -EINVAL; + + if (bpw =3D=3D 32) + val =3D NUVOTON_QSPI_CTL_REORDER_MASK; + else + val =3D FIELD_PREP(NUVOTON_QSPI_CTL_DWIDTH_MASK, bpw); + + nuvoton_qspi_update_bits(qspi, NUVOTON_QSPI_CTL_OFFSET, + NUVOTON_QSPI_CTL_DWIDTH_MASK | + NUVOTON_QSPI_CTL_REORDER_MASK, val); + qspi->bits_per_word =3D bpw; + + return 0; +} + +static int nuvoton_qspi_setup_transfer(struct spi_device *spi, + struct spi_transfer *xfer) +{ + struct nuvoton_qspi *qspi =3D spi_controller_get_devdata(spi->controller); + u32 speed_hz =3D spi->max_speed_hz; + u32 mode =3D spi->mode & SPI_MODE_X_MASK; + u8 bpw =3D spi->bits_per_word; + u32 ctl =3D 0; + int ret; + + if (!bpw) + bpw =3D NUVOTON_QSPI_DEFAULT_BPW; + + if (xfer) { + if (xfer->bits_per_word) + bpw =3D xfer->bits_per_word; + if (xfer->speed_hz) + speed_hz =3D xfer->speed_hz; + } + + ret =3D nuvoton_qspi_set_speed(qspi, speed_hz); + if (ret) + return ret; + + ret =3D nuvoton_qspi_set_bits_per_word(qspi, bpw); + if (ret) + return ret; + + if (mode =3D=3D SPI_MODE_0 || mode =3D=3D SPI_MODE_3) + ctl |=3D NUVOTON_QSPI_CTL_TXNEG_MASK; + else + ctl |=3D NUVOTON_QSPI_CTL_RXNEG_MASK; + + if (spi->mode & SPI_CPOL) + ctl |=3D NUVOTON_QSPI_CTL_CLKPOL_MASK; + + if (spi->mode & SPI_LSB_FIRST) + ctl |=3D NUVOTON_QSPI_CTL_LSB_MASK; + + nuvoton_qspi_update_bits(qspi, NUVOTON_QSPI_CTL_OFFSET, + NUVOTON_QSPI_CTL_TXNEG_MASK | + NUVOTON_QSPI_CTL_RXNEG_MASK | + NUVOTON_QSPI_CTL_CLKPOL_MASK | + NUVOTON_QSPI_CTL_LSB_MASK, ctl); + + return 0; +} + +static void nuvoton_qspi_set_bus_width(struct nuvoton_qspi *qspi, + unsigned int buswidth, + enum spi_mem_data_dir dir) +{ + u32 ctl =3D 0; + + if (buswidth =3D=3D 4) + ctl |=3D NUVOTON_QSPI_CTL_QUADIOEN_MASK; + else if (buswidth =3D=3D 2) + ctl |=3D NUVOTON_QSPI_CTL_DUALIOEN_MASK; + + if (buswidth > 1 && dir =3D=3D SPI_MEM_DATA_OUT) + ctl |=3D NUVOTON_QSPI_CTL_DATDIR_MASK; + + nuvoton_qspi_update_bits(qspi, NUVOTON_QSPI_CTL_OFFSET, + NUVOTON_QSPI_CTL_QUADIOEN_MASK | + NUVOTON_QSPI_CTL_DUALIOEN_MASK | + NUVOTON_QSPI_CTL_DATDIR_MASK, ctl); +} + +static u32 nuvoton_qspi_tx_word(const void *txbuf, unsigned int idx, u8 bp= w) +{ + if (!txbuf) + return 0; + + if (bpw <=3D 8) + return ((const u8 *)txbuf)[idx]; + if (bpw <=3D 16) + return ((const u16 *)txbuf)[idx]; + + return ((const u32 *)txbuf)[idx]; +} + +static void nuvoton_qspi_rx_word(void *rxbuf, unsigned int idx, u32 val, u= 8 bpw) +{ + if (!rxbuf) + return; + + if (bpw <=3D 8) + ((u8 *)rxbuf)[idx] =3D val; + else if (bpw <=3D 16) + ((u16 *)rxbuf)[idx] =3D val; + else + ((u32 *)rxbuf)[idx] =3D val; +} + +static int nuvoton_qspi_wait_tx_not_full(struct nuvoton_qspi *qspi) +{ + u32 val; + + return readl_poll_timeout_atomic(qspi->regs + NUVOTON_QSPI_STATUS_OFFSET, + val, + !(val & NUVOTON_QSPI_STATUS_TXFULL_MASK), + 0, NUVOTON_QSPI_TIMEOUT_US); +} + +static int nuvoton_qspi_wait_rx_not_empty(struct nuvoton_qspi *qspi) +{ + u32 val; + + return readl_poll_timeout_atomic(qspi->regs + NUVOTON_QSPI_STATUS_OFFSET, + val, + !(val & NUVOTON_QSPI_STATUS_RXEMPTY_MASK), + 0, NUVOTON_QSPI_TIMEOUT_US); +} + +static int nuvoton_qspi_txrx(struct nuvoton_qspi *qspi, const void *txbuf, + void *rxbuf, unsigned int len) +{ + unsigned int bytes_per_word =3D DIV_ROUND_UP(qspi->bits_per_word, 8); + unsigned int words; + u32 val; + int ret; + int i; + + if (!len) + return 0; + + if (len % bytes_per_word) + return -EINVAL; + + words =3D len / bytes_per_word; + + ret =3D nuvoton_qspi_reset_fifo(qspi); + if (ret) { + dev_err(qspi->dev, "FIFO reset timed out\n"); + return ret; + } + + /* + * Use conservative word-by-word PIO access. This keeps the initial driver + * simple and avoids relying on FIFO threshold interrupts or DMA support. + */ + for (i =3D 0; i < words; i++) { + ret =3D nuvoton_qspi_wait_tx_not_full(qspi); + if (ret) { + dev_err(qspi->dev, "TX FIFO full timeout\n"); + return ret; + } + + nuvoton_qspi_write(qspi, nuvoton_qspi_tx_word(txbuf, i, + qspi->bits_per_word), + NUVOTON_QSPI_TX_OFFSET); + + if (rxbuf) { + ret =3D nuvoton_qspi_wait_rx_not_empty(qspi); + if (ret) { + dev_err(qspi->dev, "RX FIFO empty timeout\n"); + return ret; + } + + val =3D nuvoton_qspi_read(qspi, NUVOTON_QSPI_RX_OFFSET); + nuvoton_qspi_rx_word(rxbuf, i, val, qspi->bits_per_word); + } + } + + ret =3D nuvoton_qspi_wait_ready(qspi); + if (ret) + dev_err(qspi->dev, "controller busy timeout\n"); + + return ret; +} + +static int nuvoton_qspi_hw_init(struct nuvoton_qspi *qspi) +{ + u32 val; + int ret; + + ret =3D nuvoton_qspi_set_bits_per_word(qspi, NUVOTON_QSPI_DEFAULT_BPW); + if (ret) + return ret; + + nuvoton_qspi_update_bits(qspi, NUVOTON_QSPI_CTL_OFFSET, + NUVOTON_QSPI_CTL_SUSPITV_MASK | + NUVOTON_QSPI_CTL_TXNEG_MASK | + NUVOTON_QSPI_CTL_RXNEG_MASK | + NUVOTON_QSPI_CTL_CLKPOL_MASK | + NUVOTON_QSPI_CTL_LSB_MASK, + NUVOTON_QSPI_CTL_TXNEG_MASK); + + val =3D nuvoton_qspi_read(qspi, NUVOTON_QSPI_CTL_OFFSET); + nuvoton_qspi_write(qspi, val | NUVOTON_QSPI_CTL_SPIEN_MASK, + NUVOTON_QSPI_CTL_OFFSET); + + ret =3D readl_poll_timeout(qspi->regs + NUVOTON_QSPI_STATUS_OFFSET, val, + (val & NUVOTON_QSPI_STATUS_SPIENSTS_MASK), + 1, NUVOTON_QSPI_TIMEOUT_US); + if (ret) { + dev_err(qspi->dev, "failed to enable controller\n"); + return ret; + } + + ret =3D nuvoton_qspi_reset_fifo(qspi); + if (ret) + dev_err(qspi->dev, "FIFO reset timed out\n"); + + return ret; +} + +static bool nuvoton_qspi_mem_supports_op(struct spi_mem *mem, + const struct spi_mem_op *op) +{ + if (!spi_mem_default_supports_op(mem, op)) + return false; + + if (op->cmd.buswidth > 4 || op->addr.buswidth > 4 || + op->dummy.buswidth > 4 || op->data.buswidth > 4) + return false; + + if (op->addr.nbytes > 4) + return false; + + return true; +} + +static void nuvoton_qspi_set_cs(struct spi_device *spi, bool enable) +{ + struct nuvoton_qspi *qspi =3D spi_controller_get_devdata(spi->controller); + unsigned int cs =3D spi_get_chipselect(spi, 0); + u32 mask; + u32 val; + + if (cs =3D=3D 0) + mask =3D NUVOTON_QSPI_SSCTL_SS0_MASK; + else + mask =3D NUVOTON_QSPI_SSCTL_SS1_MASK; + + val =3D nuvoton_qspi_read(qspi, NUVOTON_QSPI_SSCTL_OFFSET); + + /* SPI core passes enable=3Dtrue when CS is asserted (typically active-lo= w) */ + if (enable) + val |=3D mask; + else + val &=3D ~mask; + + nuvoton_qspi_write(qspi, val, NUVOTON_QSPI_SSCTL_OFFSET); +} + +static int nuvoton_qspi_mem_exec_op(struct spi_mem *mem, + const struct spi_mem_op *op) +{ + struct spi_device *spi =3D mem->spi; + struct nuvoton_qspi *qspi =3D spi_controller_get_devdata(spi->controller); + u8 addr[4]; + int ret; + int i; + + ret =3D nuvoton_qspi_setup_transfer(spi, NULL); + if (ret) + return ret; + + nuvoton_qspi_set_cs(spi, true); + + nuvoton_qspi_set_bus_width(qspi, op->cmd.buswidth, SPI_MEM_DATA_OUT); + ret =3D nuvoton_qspi_txrx(qspi, &op->cmd.opcode, NULL, 1); + if (ret) + goto out_deassert_cs; + + if (op->addr.nbytes) { + for (i =3D 0; i < op->addr.nbytes; i++) + addr[i] =3D op->addr.val >> (8 * (op->addr.nbytes - i - 1)); + + nuvoton_qspi_set_bus_width(qspi, op->addr.buswidth, + SPI_MEM_DATA_OUT); + ret =3D nuvoton_qspi_txrx(qspi, addr, NULL, op->addr.nbytes); + if (ret) + goto out_deassert_cs; + } + + if (op->dummy.nbytes) { + nuvoton_qspi_set_bus_width(qspi, op->dummy.buswidth, + SPI_MEM_DATA_OUT); + ret =3D nuvoton_qspi_txrx(qspi, NULL, NULL, op->dummy.nbytes); + if (ret) + goto out_deassert_cs; + } + + if (op->data.nbytes) { + nuvoton_qspi_set_bus_width(qspi, op->data.buswidth, + op->data.dir); + ret =3D nuvoton_qspi_txrx(qspi, + op->data.dir =3D=3D SPI_MEM_DATA_OUT ? + op->data.buf.out : NULL, + op->data.dir =3D=3D SPI_MEM_DATA_IN ? + op->data.buf.in : NULL, + op->data.nbytes); + } + +out_deassert_cs: + nuvoton_qspi_set_bus_width(qspi, 1, SPI_MEM_DATA_IN); + nuvoton_qspi_set_cs(spi, false); + + return ret; +} + +static const struct spi_controller_mem_ops nuvoton_qspi_mem_ops =3D { + .supports_op =3D nuvoton_qspi_mem_supports_op, + .exec_op =3D nuvoton_qspi_mem_exec_op, +}; + +static int nuvoton_qspi_transfer_one(struct spi_controller *ctlr, + struct spi_device *spi, + struct spi_transfer *xfer) +{ + struct nuvoton_qspi *qspi =3D spi_controller_get_devdata(ctlr); + enum spi_mem_data_dir dir =3D SPI_MEM_DATA_IN; + unsigned int buswidth =3D 1; + int ret; + + ret =3D nuvoton_qspi_setup_transfer(spi, xfer); + if (ret) + return ret; + + if (xfer->tx_buf) { + dir =3D SPI_MEM_DATA_OUT; + if (xfer->tx_nbits =3D=3D SPI_NBITS_QUAD) + buswidth =3D 4; + else if (xfer->tx_nbits =3D=3D SPI_NBITS_DUAL) + buswidth =3D 2; + } else if (xfer->rx_buf) { + if (xfer->rx_nbits =3D=3D SPI_NBITS_QUAD) + buswidth =3D 4; + else if (xfer->rx_nbits =3D=3D SPI_NBITS_DUAL) + buswidth =3D 2; + } + + nuvoton_qspi_set_bus_width(qspi, buswidth, dir); + ret =3D nuvoton_qspi_txrx(qspi, xfer->tx_buf, xfer->rx_buf, xfer->len); + nuvoton_qspi_set_bus_width(qspi, 1, SPI_MEM_DATA_IN); + + return ret; +} + +static int nuvoton_qspi_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct spi_controller *ctlr; + struct nuvoton_qspi *qspi; + int ret; + + ctlr =3D devm_spi_alloc_host(dev, sizeof(*qspi)); + if (!ctlr) + return -ENOMEM; + + platform_set_drvdata(pdev, ctlr); + + qspi =3D spi_controller_get_devdata(ctlr); + qspi->dev =3D dev; + qspi->bits_per_word =3D NUVOTON_QSPI_DEFAULT_BPW; + + qspi->regs =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(qspi->regs)) + return PTR_ERR(qspi->regs); + + qspi->clk =3D devm_clk_get_enabled(dev, NULL); + if (IS_ERR(qspi->clk)) + return dev_err_probe(dev, PTR_ERR(qspi->clk), + "failed to get and enable clock\n"); + + ctlr->num_chipselect =3D NUVOTON_QSPI_DEFAULT_NUM_CS; + ctlr->mem_ops =3D &nuvoton_qspi_mem_ops; + ctlr->set_cs =3D nuvoton_qspi_set_cs; + ctlr->transfer_one =3D nuvoton_qspi_transfer_one; + ctlr->bits_per_word_mask =3D SPI_BPW_MASK(8) | SPI_BPW_MASK(16) | + SPI_BPW_MASK(32); + ctlr->mode_bits =3D SPI_CPOL | SPI_CPHA | SPI_LSB_FIRST | + SPI_RX_DUAL | SPI_TX_DUAL | + SPI_RX_QUAD | SPI_TX_QUAD; + ctlr->dev.of_node =3D dev->of_node; + + ret =3D nuvoton_qspi_hw_init(qspi); + if (ret) + return ret; + + ret =3D devm_spi_register_controller(dev, ctlr); + if (ret) + return dev_err_probe(dev, ret, "failed to register spi controller\n"); + + return 0; +} + +static const struct of_device_id nuvoton_qspi_of_match[] =3D { + { .compatible =3D "nuvoton,ma35d1-qspi" }, + { } +}; +MODULE_DEVICE_TABLE(of, nuvoton_qspi_of_match); + +static struct platform_driver nuvoton_qspi_driver =3D { + .driver =3D { + .name =3D "ma35d1-qspi", + .of_match_table =3D nuvoton_qspi_of_match, + }, + .probe =3D nuvoton_qspi_probe, +}; +module_platform_driver(nuvoton_qspi_driver); + +MODULE_DESCRIPTION("Nuvoton MA35D1 QSPI controller driver"); +MODULE_AUTHOR("Chi-Wen Weng "); +MODULE_LICENSE("GPL"); --=20 2.25.1