From nobody Mon Jun 8 04:25:38 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 117F42F7EF5 for ; Tue, 2 Jun 2026 07:10:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780384247; cv=none; b=R7xobf7pLNI2SrC5/fTcq1A0fvopda9fUjju7/8Z5jSpKoSP8K345jXNuVUFeNfRe953IODb6MqbLjtyV30SpyfgStR5jyhRs5ysTNoJcDbcWmMP8lk8uRKX+wAcGNpcoJyeBq+ojAD2j0YAhN0jS7xvDn9QySs70rjm23agkBo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780384247; c=relaxed/simple; bh=UOnQFRu0U48hwYAzKknwcePfAFZb1FJw7AWcMPjRHdA=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=GFbvvvPH3+iYtqtBfEaQJIT0jFlYjKuSaumbsOT/yvyp38xcRasZgYuK6GXVSnyLgOghgsjOSAMb7T03Q+hOoDf+vL7nBK5MuiwTcEjQfn36hgwB12CzwQ91HAHzB16BBp8G8QYJNnyaAKs+xaAF2F8eT3/Fb6LIAa8cwNcDRe4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NulDPE2Z; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UHsZeHf0; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NulDPE2Z"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UHsZeHf0" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6525irSY1316757 for ; Tue, 2 Jun 2026 07:10:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=0prCfBwXxcW9cW9jirWBk+0w3KssAX0zPFp KbxfBzQM=; b=NulDPE2ZD+50OvBG9jTmCt7bdeBcFszl0NLH0QJRXXwtGKsJHsD TETJ2vY7qs67iQo4DkkNU3iCS0BlV196Gb2CD5W/7UZSh3UAZ5CzLl9f4PnZEhGq dG8ykVx9Woz42+2aPS65t1he6iAHbsWu9ecNnY6Thi2X4MRooNStNkRZwYSdJGcd 7Q1JZH6J62uIhE8UvBdhFakx0h/y0WL516V40mwtDsGLIup9/WkfEyLCd3zD1KQ8 lWNH9NtdsTxogkq+ciQb0NZ7gWv2eNeOmoWa1aUXBekpkg7HxaRRqQ91BbvizUhI LmmIQHsXhreKXIERHClSDKpjrOKuba6az3A== Received: from mail-dl1-f69.google.com (mail-dl1-f69.google.com [74.125.82.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ehs9vrb6j-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 02 Jun 2026 07:10:45 +0000 (GMT) Received: by mail-dl1-f69.google.com with SMTP id a92af1059eb24-137dbe27199so4109171c88.1 for ; Tue, 02 Jun 2026 00:10:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780384244; x=1780989044; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=0prCfBwXxcW9cW9jirWBk+0w3KssAX0zPFpKbxfBzQM=; b=UHsZeHf05pBFhbtXC5ZNDtLgYALtNc0SNntL31ETiPO2j7I9Pe+6m3DUN8Qhc62CVs dcGbtAFVi6TQHgxfsF4n3ZRYBEVYWENY2QqxNBSTgqYWOPcy0LQYGH7MbCb5tkYAsejw n03KaMB9Eg/EwJVFKqsqRqZLGQ51v4kqFX6akKmmDyR2qTW3368i5U7wGLBaqra2M8nh KXQGLVITFAvPInldjHmkjsWHD0Vty6TNgXXjOSUOiA3OTnAf4XYPqnkCUgCyKGF7G6qa Ivtai8wpK6SDGZwecody0W4/QGVB3EPoilwo1fOZQKubxfoU0UWtXYqC+nq9Y7F9DsGy 0UMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780384244; x=1780989044; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=0prCfBwXxcW9cW9jirWBk+0w3KssAX0zPFpKbxfBzQM=; b=PiqvLvZAWAztu7G8Ex2FXKIFmtv1xhQUUnQvtvgk0Bxcytj0GTnxmdGHWNoeJ8glZ1 cWSlT6Yz1OPygerugsWObEcRTMTq1vum1jlo5Yviqq5SPqAS3X8e4qskb2JMFbGieXhf PqrKReUENNJ8q5TSiaFMBW2i7nhXOwnAEZsr4QfPzojQwCbtvNm4W7/us10cjWyBbBbl 5a1ktmvVKHMYXUm5zjz/rR/OeSX97x0I6drk0aPB7C82JBaHUfZ992g2vrYmF2f3A266 +dclyWFg1p3GqyOk3rz33wGOSnc85jCJLeq48/FEnEls0PcJFuyuCNqmOKo+rIMKlB7D OBPQ== X-Forwarded-Encrypted: i=1; AFNElJ9uL0KtaR4Yn7taXuy/Tyv36p15X52FVP1sauptGyNvDpZE1sfRTIbuWAszXjxAmHBZgPOUqpgajhV8d/4=@vger.kernel.org X-Gm-Message-State: AOJu0YwivhXyiwEz0IOPaKLc3yqxCaTdfc1qUR7K4QlxhsJNQB/vIQPT /6i7hqD3NrYAiL2Ep1Q4wjkFLGZGopYFyRWCvCtAGV2Y4linf7kkNY1uUWGLHUHTCvS/MLdOop6 aYDWj1TPhw7abbyFvH7Y7Wy3KJnqsJvf+kzzRn416XWsWeqlR6MeKKnNNw6xxsNJCQnQ= X-Gm-Gg: Acq92OHdBUKf1MEvXI6cH2tAgx4DTAueso2TBjnDtMN4W61sgG8ogvgf1WinOi/JFcb Pz2g+LFHZ8uP2R7vcfKANWz8HPj2xK4+vNBB7+iYde5lOAQ+KAwJZJfSe1qiNSLx1jR6fDdvbV7 EuxIfDJt69tBtsIibs8pupomU+f/hiz8OlXjyrgkZLpDlRlFVCm42v5VXr7eC2WNCxTVwCqxcWt RIAHpMrWm/7cCFeWQaxesahb5eWkQ7Nfj9emdOXrQEeR2CzWjSsESm08GtjzKv/+m8vkp1cOoHy NYlFQINMHiqSMCJNrY6vkf8DH6NlLa3T79fXxUxAmhfYq6shled/SQRTJghoOcVpvs+ICDADDzW +PNku1XhaDdr9nY5baw+GmB1rjWJaPRr/+DCPJOmWiEJpBp+aA+K9nz547w== X-Received: by 2002:a05:7022:60a4:b0:136:da48:a3e2 with SMTP id a92af1059eb24-137d4283627mr7043585c88.27.1780384244377; Tue, 02 Jun 2026 00:10:44 -0700 (PDT) X-Received: by 2002:a05:7022:60a4:b0:136:da48:a3e2 with SMTP id a92af1059eb24-137d4283627mr7043566c88.27.1780384243728; Tue, 02 Jun 2026 00:10:43 -0700 (PDT) Received: from hu-zhangq-sha.qualcomm.com ([114.94.8.21]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-137b2d04287sm11108335c88.0.2026.06.02.00.10.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 02 Jun 2026 00:10:43 -0700 (PDT) From: Qian Zhang To: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Cc: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-kernel@vger.kernel.org, Qian Zhang Subject: [PATCH] arm64: dts: qcom: monaco-arduino-monza: Add QCNFA725B support Date: Tue, 2 Jun 2026 12:40:28 +0530 Message-Id: <20260602071028.3810-1-qian.zhang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: YNjspJZrGEsUlOWSAwAW1M4yiQh1PWZI X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjAyMDA2NCBTYWx0ZWRfXzQybmV6Sjz8F 99dDM0bw4LDneL8ykFcmGAmMDIqnm43TCT9DUq1tNplg02e16i+4EzUtCU5pLC0SNqDWSxLHG4E X41aG90hvNgY7myOrs29Bb0gxCcEWhiDwnjAYeegqEHxAnTV0wxvRncJAtvE1ZG9p7UrBtF6kpx D5ZZPBKlRAdX6qsjQeydZCOld8xHog0HM+ZDe02Nc31S/c9vviiJgqnm6ifONF5xICOyOiWhuqe utJ7vHOUwEdYcJbcTZCijpaJ951LYUA7neVFXAHck4U4lgnqh6R3jctRWT0fZXGKTqFQmQPT/NV hbXtPB7CkfelRnDR4YAoykHiwxXYiAGiPKDSgOyXVPq+FPUkLjaVicBOD63cmy8l8kPedMtxvaj v7CiKKBLdKtyhMuQu8ViRCT2NTXXL7BZZiS91JkvP6IjJMKuwwyYQ1OBb3B4sdpO5Ch3/0a5h/d zsVU37VCAXPaG5sEuNA== X-Authority-Analysis: v=2.4 cv=NYfWEWD4 c=1 sm=1 tr=0 ts=6a1e81f5 cx=c_pps a=kVLUcbK0zfr7ocalXnG1qA==:117 a=Uz3yg00KUFJ2y2WijEJ4bw==:17 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=Zrvy3XWoeDs7RjMT9-kA:9 a=vr4QvYf-bLy2KjpDp97w:22 X-Proofpoint-ORIG-GUID: YNjspJZrGEsUlOWSAwAW1M4yiQh1PWZI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-01_07,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 clxscore=1015 suspectscore=0 priorityscore=1501 phishscore=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606020064 Content-Type: text/plain; charset="utf-8" Add support for the QCNFA725B M.2 module (WCN6855-based) connected to PCIe0 on the Arduino VENTUNO Q board: - GPIO54 is the W_DISABLE# line on the M.2 connector. Pulling it low disables the radio transmitter at the hardware level. It is modeled as rfkill-gpio so the kernel rfkill subsystem can assert it in response to airplane mode or a hardware kill switch, keeping RF state consistent across suspend/resume. - GPIO56 is wlan_en. - QCNFA725B provides only a single external 3.3V supply input. Lower voltage rails (e.g. 0.9V, 1.3V and 1.9V) are generated internally by the integrated PMCA6850 PMIC and are not exposed as seperately controllable external supplies. Signed-off-by: Qian Zhang --- .../boot/dts/qcom/monaco-arduino-monza.dts | 108 ++++++++++++++++++ 1 file changed, 108 insertions(+) Changes in v5: - Change rfkill-wlan to wlan-rfkill. W_DISABLE# is active low. - Refine commit message - Link to v4: https://lore.kernel.org/all/20260531071409.3557734-1-qian.zha= ng@oss.qualcomm.com/ Changes in v4: - Replace regulator-fixed + vddpe-3v3-supply with qcom,wcn6855-pmu for GPIO56 (wlan_en) power sequencing - Fix module name QCNFA765 -> QCNFA725B - Link to v3: https://lore.kernel.org/all/20260511-linux-next-v3-1-3e22737e= 71eb@oss.qualcomm.com/ Changes in v3: - Replace regulator-fixed with rfkill-gpio for GPIO54 (rfkill) - Reference wlan_en from PCIe node via vddpe-3v3-supply - Fix subject prefix - Link to v2 (wrongly named v1): https://lore.kernel.org/all/20260501051918= .1990713-1-qian.zhang@oss.qualcomm.com/ Changes in v2: - Clarified GPIO roles: GPIO54 for wlan_rf_kill, GPIO56 for wlan_en - Improved commit message readability with bullet list format - Link to v1 (wrongly named v0): https://lore.kernel.org/all/20260425031712= .3800662-1-qian.zhang@oss.qualcomm.com/ diff --git a/arch/arm64/boot/dts/qcom/monaco-arduino-monza.dts b/arch/arm64= /boot/dts/qcom/monaco-arduino-monza.dts index 379b796f261f..7e045397d649 100644 --- a/arch/arm64/boot/dts/qcom/monaco-arduino-monza.dts +++ b/arch/arm64/boot/dts/qcom/monaco-arduino-monza.dts @@ -154,6 +154,78 @@ vreg_nvme: regulator-3p3-m2 { enable-active-high; startup-delay-us =3D <20000>; }; + + wlan-rfkill { + compatible =3D "rfkill-gpio"; + label =3D "wlan"; + radio-type =3D "wlan"; + shutdown-gpios =3D <&tlmm 54 GPIO_ACTIVE_LOW>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&wlrfkill_default_state>; + }; + + wcn6855-pmu { + compatible =3D "qcom,wcn6855-pmu"; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&wlan_en_state>; + + wlan-enable-gpios =3D <&tlmm 56 GPIO_ACTIVE_HIGH>; + + vddio-supply =3D <&vdc_3v3>; + vddaon-supply =3D <&vdc_3v3>; + vddpmu-supply =3D <&vdc_3v3>; + vddpmumx-supply =3D <&vdc_3v3>; + vddpmucx-supply =3D <&vdc_3v3>; + vddrfa0p95-supply =3D <&vdc_3v3>; + vddrfa1p3-supply =3D <&vdc_3v3>; + vddrfa1p9-supply =3D <&vdc_3v3>; + vddpcie1p3-supply =3D <&vdc_3v3>; + vddpcie1p9-supply =3D <&vdc_3v3>; + + regulators { + vreg_pmu_rfa_cmn: ldo0 { + regulator-name =3D "vreg_pmu_rfa_cmn"; + }; + + vreg_pmu_aon_0p59: ldo1 { + regulator-name =3D "vreg_pmu_aon_0p59"; + }; + + vreg_pmu_wlcx_0p8: ldo2 { + regulator-name =3D "vreg_pmu_wlcx_0p8"; + }; + + vreg_pmu_wlmx_0p85: ldo3 { + regulator-name =3D "vreg_pmu_wlmx_0p85"; + }; + + vreg_pmu_btcmx_0p85: ldo4 { + regulator-name =3D "vreg_pmu_btcmx_0p85"; + }; + + vreg_pmu_rfa_0p8: ldo5 { + regulator-name =3D "vreg_pmu_rfa_0p8"; + }; + + vreg_pmu_rfa_1p2: ldo6 { + regulator-name =3D "vreg_pmu_rfa_1p2"; + }; + + vreg_pmu_rfa_1p8: ldo7 { + regulator-name =3D "vreg_pmu_rfa_1p8"; + }; + + vreg_pmu_pcie_0p9: ldo8 { + regulator-name =3D "vreg_pmu_pcie_0p9"; + }; + + vreg_pmu_pcie_1p8: ldo9 { + regulator-name =3D "vreg_pmu_pcie_1p8"; + }; + }; + }; }; =20 ðernet0 { @@ -348,6 +420,29 @@ pci@0,0 { ranges; reg =3D <0x010000 0x00 0x00 0x00 0x00>; =20 + pci@1,0 { + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges; + reg =3D <0x20800 0x00 0x00 0x00 0x00>; + + wifi@0 { + compatible =3D "pci17cb,1103"; + reg =3D <0 0 0 0 0>; + + vddrfacmn-supply =3D <&vreg_pmu_rfa_cmn>; + vddaon-supply =3D <&vreg_pmu_aon_0p59>; + vddwlcx-supply =3D <&vreg_pmu_wlcx_0p8>; + vddwlmx-supply =3D <&vreg_pmu_wlmx_0p85>; + vddrfa0p8-supply =3D <&vreg_pmu_rfa_0p8>; + vddrfa1p2-supply =3D <&vreg_pmu_rfa_1p2>; + vddrfa1p8-supply =3D <&vreg_pmu_rfa_1p8>; + vddpcie0p9-supply =3D <&vreg_pmu_pcie_0p9>; + vddpcie1p8-supply =3D <&vreg_pmu_pcie_1p8>; + }; + }; + pci@2,0 { #address-cells =3D <3>; #size-cells =3D <2>; @@ -449,6 +544,19 @@ adv7535_default: adv7535-default-state { function =3D "gpio"; bias-pull-up; }; + + wlrfkill_default_state: wlrfkill-default-state { + pins =3D "gpio54"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + + wlan_en_state: wlan-en-state { + pins =3D "gpio56"; + function =3D "gpio"; + output-low; + }; }; =20 &uart7 { --=20 2.34.1