From nobody Mon Jun 8 06:38:13 2026 Received: from mail-pf1-f170.google.com (mail-pf1-f170.google.com [209.85.210.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 763AE1B652E for ; Mon, 1 Jun 2026 14:30:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780324257; cv=none; b=mU+ofYjBnK2BFw1nAvBqNv9u4qtrw/wKe6AnVWxsbVQBEoleCf5ndmujT8b6ljjsWqbofTHVUVikLc9v6mT8Lc7CHLWqs36zkiFIO1EYjx0mYGf1GfiQj0lK3QqARUvur2PxxxQozQOuop/SxPAPsR1JJUaCuhTkFP4ooFontSc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780324257; c=relaxed/simple; bh=AlIbcBhxQY5tdoRA+xhInIDubeZASOSXqAsfI1siQbs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=E8rCvp7NZtmMW+VF3HFg8JXjczol7IgthxCU6B4DKkfXQrWGxCqDx1TN1rtkYGaP7utostvi3RAX333g41qYoi4B0+r1r8kfVFgis9L729W1ZjTWB7lY2iaPQtqeBN+9Y93DUcv3kZ9vC3xHgcI1I9P+pcTVVbNMyWcBVQvngxs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bPKF0WU4; arc=none smtp.client-ip=209.85.210.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bPKF0WU4" Received: by mail-pf1-f170.google.com with SMTP id d2e1a72fcca58-8422871b42dso1157174b3a.3 for ; Mon, 01 Jun 2026 07:30:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780324256; x=1780929056; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NFYhV629aCcMh6n03w8fB9pu9Qir4aq6dz+7Wpy2WIQ=; b=bPKF0WU4plch1zhI1Ja9unb6QnO/U/oIhWt6OONTQJJf1Yvy8k2rT2bYzAyMi9M2G6 d8hq7x+YqRgZ3QIsqqeLWl30z9SXYtwgMm3LjSDqEvnlhWM2mpmJsedGIpBvcOt8dXTW j6x3fZRAdAA9GepZWS7WWQWlfKRg+0K/6Zk7pIfehmWK9TKEVWGN3eMSy4imffuP6AFh txMBSyFmle7Kzk6CEpdRfojOt9EvfoO2IU27bCcNk3GkQymycDF7W4ZqYx7ohwVGQOyY 2wAPfBBKADSqEcdulRD5ny1l5vpxkzCETH7rlMCdsino7eyEc9AO6Z8SJUsjswrbXKwV HaqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780324256; x=1780929056; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=NFYhV629aCcMh6n03w8fB9pu9Qir4aq6dz+7Wpy2WIQ=; b=TmiBOj6DcwGPOVVvWVN2Zz3KC6TlFBpalcJ7LSuViI5OIdjVYRZBgf6gv0iagswDn/ CnZCGRe6/6bMN6LMXKDDiDggwsKV7/IMO/ksqb5Gl+Z0LFXY4GgoIBi/D5zA7U9YOc+1 nehpvMzKwbuaUkMTitJtdy+0G9NYLdRgFH3rXn2j9qiSQIqQOAo9NdUsARK/Q22cYeb5 8FgiwT7tGG/OHXUskaUj75Qpnf5JpOlQFjQYVNt/NPZg4Cad+qfzJJ15V2NpLmMP0e0o WpJQPRZVpNRvCmxVAocf+xdyS95eO1hxSYcmowvwALcKleNdAAat9bJxd+81yMuqR9+J hJ7w== X-Forwarded-Encrypted: i=1; AFNElJ/sDWnm9npdZm+OunfG6lzwcWwSVVYdAE01jrNHxYf+bl8yUHfn3kphG46tozCLBsCkJrPqVvOkO2Cdkds=@vger.kernel.org X-Gm-Message-State: AOJu0YwB6tOOTzIg2OT6sro6bEasLyAdIlU1ApZMS7AiJyHz/EBGhStV ++CT/9knQwjhv9h0yHMVfDbXjmA3VG1IqqCOKnG1w6fQlOK50tZdUPTf X-Gm-Gg: Acq92OGdGeM6Zlcile8tFOsHRrlVkmBsM+/5Y9PqI7YKSuf/IJbIMuoh3lmW2ETUsvh M/UNslxSBswvQ0uPMAK3xSKKbTamC/oCfeZU90ZjmUev1kjmBzZw6bBM2ReTbaRlC+VR/T0xI1X /esXsbWZFlMfRT6GBbL2E3tsFu3CEilfUDwLyVrCvaHkgDGXGkdvz+PP5D7vDgmq01ZpY9JrCSg dRnIwgiZvQ98GWQEbbIDVr5CKxYGaZpGmuCKxKCgBZNXTOYxz5Ff98YdQpHwenFwR3zk047rBTE 5mqm9X2aeOQqwojt2TVj3gNPBwOAyg45aPMdNJF4cAH52VKiR640Stxfqa42NDj/n1e3xzATPiK MSRuEW4R0wRW5LXRazFtqUVGB2e5TdM4FxsfVtVPQMqZ/1KxY0klDwy0yWlcIO197bwvH6AIPEY qSGzwezLtmvjJkGsWz5fa4FR1wq3JJeJ6Nz0i20n3O X-Received: by 2002:a05:6a00:6f46:b0:842:2ddb:e303 with SMTP id d2e1a72fcca58-8422ddbe825mr8194339b3a.12.1780324255689; Mon, 01 Jun 2026 07:30:55 -0700 (PDT) Received: from i386.168.1.127 ([2402:a00:163:2ce9:9c6f:e28:3da8:7980]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-842498819e3sm4910786b3a.34.2026.06.01.07.30.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 07:30:55 -0700 (PDT) From: Hrushiraj Gandhi To: Heiko Stuebner Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Hrushiraj Gandhi Subject: [PATCH v3 1/3] dt-bindings: vendor-prefixes: add vicharak Date: Mon, 1 Jun 2026 20:00:20 +0530 Message-ID: <20260601143022.153941-2-hrushirajg23@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260601143022.153941-1-hrushirajg23@gmail.com> References: <20260601143022.153941-1-hrushirajg23@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the vendor prefix for Vicharak Computers Pvt. Ltd. Signed-off-by: Hrushiraj Gandhi --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index 28784d66ae7b..504a691a33b9 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -1791,6 +1791,8 @@ patternProperties: description: VIA Technologies, Inc. "^vialab,.*": description: VIA Labs, Inc. + "^vicharak,.*": + description: Vicharak Computers Pvt. Ltd. "^vicor,.*": description: Vicor Corporation "^videostrong,.*": --=20 2.47.3 From nobody Mon Jun 8 06:38:13 2026 Received: from mail-pf1-f180.google.com (mail-pf1-f180.google.com [209.85.210.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DC39F35AC10 for ; Mon, 1 Jun 2026 14:31:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780324262; cv=none; b=mgisasz7Q9nzK21yilPd1UtYB6FH0HfFsxyfAfJF4krFDV5QSOY8TDXigv0+DEyacV4xUWfPK9P2bdMtDnCw575jpy2zaYRqzP8FCtSnRID2yEqjQhqqKOqXpUWD8tYY+yrHKHlY2fcskxae/RleETgQL1/ArILLSO55ytS12YI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780324262; c=relaxed/simple; bh=PPWvaKyXHBKw3dRbdQICjaYQ5ch3ydY/WU7J8dzT2PE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pUP1fUWLp0gpebrRp1MnTl2MeuVsU2raFXJqnYNwr0848agLguXoQHExGGDc4eqRoPg53lf8F5GUg+RDfkNcmJjW8/2k/xLfG6cneh9zGL8avjHecX4XZx3btECEFeX2mvSj6cYR3iyshsiw6QAXrc8S3utdckwfKD/Ayn2u22o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=G29AFgbe; arc=none smtp.client-ip=209.85.210.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="G29AFgbe" Received: by mail-pf1-f180.google.com with SMTP id d2e1a72fcca58-842319576d5so746984b3a.1 for ; Mon, 01 Jun 2026 07:31:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780324260; x=1780929060; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YU2lR4C6HulA/xumBMwgTiZI291rJPzss3O8OSIe4FI=; b=G29AFgbeTa1DGrqQPe7tiyZaswU3FZsyJt8CHj1k/GdcvZraJ1+rm/t8gBHM8RH1uU qH5AssBh9zdcHLtswRqwBs+r9rSkb2YUoH+m5gRblW0OK7aQ7Jp2j4QHsfZzgp6vCdK6 /nwjAZgKbljSEKTWCGQUYCVXGHH+3mCOClPt2zEX6EZ5SSazmhQxF1HztQoNHDDYPQf4 v6z2ewxVB2HLXund+q88wsfKjkW1Gie+R4BNhY+wOX8VqJ3kfcnozVRYgyWPBzsGnEXf GcZPhzgDu7DaSihNjUWGU3ybOhJgmd6Httsg2Pwcl8VhTXPKvRQaqNgq6BPfA1SaXgFN WIeg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780324260; x=1780929060; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=YU2lR4C6HulA/xumBMwgTiZI291rJPzss3O8OSIe4FI=; b=g60LlMDM2TjD+sjp1OfxuXD4nRw661A3YhP86zQWSBL3+kukktrnJdusw8UnelRNko a9Nm3epEyQsun+Y48X/m8MaIO8fepHfXdmsyM6PzVbUTN53CThnxEoHGqPYKjBSw9kNs LY6HwtpxaFZxxpjG6CdINdIN/WBTRUJOSB/215Tyyjy5TLLx1jhSMrX0VkqA6bJ0EVoY pRi/gIcXboho0eZbJQYKGtMPJF+QAVyCNN7Jl0VBnUY293MYv4xnzMmarYJ0dPYl27Hs yKcAQkP2EyPgfqZiUo4zsfPsQRQrkTZTwz5wcYy+EztFwAn3R9/O8+SvI6A+Ap2jSdwV icBA== X-Forwarded-Encrypted: i=1; AFNElJ/FeLC7LJSZZIWGRNJnAlNw5mIL/bYiJfR9aGvDSEoQJ8V3ZGJc6Jy7CmbzjpQEj23QnDvKkWt5/IbkjHs=@vger.kernel.org X-Gm-Message-State: AOJu0YwrqKDkxEdu4vpEEWhlujMJ0BbFLaaZHCl2AU5G8Cdnl6aAHAd/ qkli8trnXN8/PzqN2TXjWz4eTp4RJnFhGRF96crveVxVc37maVNWPTWY X-Gm-Gg: Acq92OGrYooPQex59OQQONnM96zmB8hL+01Ppl1eieC23Qs3HqYNmoaptJhbT88YXKb e2jyH7Oynh2XM84zzsfy0e2lUJEQf0FFIZ4LdtVpcevTIqxh0aq38t5FLs9VXyUwqK2HUvqSgbj N7sdJ0627qaOHOdaOzmaFMOXEsApeJ/BP4k1m68tMBZ1p8925FX/R488FMiuCsblDS0Cbjftjje nlnC+iwP/hPwojy0HuMEOuj2mXBFAlZyEOhjVgiCJEgpstvfNDpwzF5hwSwK88YPTJ7Pp6D6prJ JfIMSxfgVVctcK5hIhJaD9yeZ+HhBe6grkyvoPRuIcjVFn8ObcgKbAyEJoRAX8w87hzkrtFl9qs yGYrPD670hGW5YBMngi72XSQ+vj5CFRuQ40f646RoHgNC444dwtXzzvT8DQzgspWhrVskN4I1dx Jt/4zFyozb4a36+Akadq9VG6u7/5ZxHzaXTmVU1xHw X-Received: by 2002:a05:6a00:3014:b0:82c:d6d3:3190 with SMTP id d2e1a72fcca58-84225595638mr10412294b3a.38.1780324260099; Mon, 01 Jun 2026 07:31:00 -0700 (PDT) Received: from i386.168.1.127 ([2402:a00:163:2ce9:9c6f:e28:3da8:7980]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-842498819e3sm4910786b3a.34.2026.06.01.07.30.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 07:30:59 -0700 (PDT) From: Hrushiraj Gandhi To: Heiko Stuebner Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Hrushiraj Gandhi Subject: [PATCH v3 2/3] dt-bindings: arm: rockchip: add Vicharak Axon board Date: Mon, 1 Jun 2026 20:00:21 +0530 Message-ID: <20260601143022.153941-3-hrushirajg23@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260601143022.153941-1-hrushirajg23@gmail.com> References: <20260601143022.153941-1-hrushirajg23@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the device tree binding for the Vicharak Axon single-board computer based on the Rockchip RK3588 SoC. Signed-off-by: Hrushiraj Gandhi --- Documentation/devicetree/bindings/arm/rockchip.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 1a9dde18626d..b023d4cc9842 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -1306,6 +1306,11 @@ properties: - const: turing,rk1 - const: rockchip,rk3588 =20 + - description: Vicharak Axon + items: + - const: vicharak,axon + - const: rockchip,rk3588 + - description: WolfVision PF5 mainboard items: - const: wolfvision,rk3568-pf5 --=20 2.47.3 From nobody Mon Jun 8 06:38:13 2026 Received: from mail-pf1-f171.google.com (mail-pf1-f171.google.com [209.85.210.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7DF1E3BF676 for ; Mon, 1 Jun 2026 14:31:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780324267; cv=none; b=AjTl1EgX7CVzhLWF3aw+yPDM+3eAY0Cnmmq7PfQQgRhtO+boXM2DrgFdHc2r+Vof38koce/JCbPF1Nju4OOGyINw4PR1mv75zy5beRQmXi1ZtEfU8iNquJvBwFSVSUcgLXdrD3nNDny8/rW013DImleJGJd/QqEXLyG5XNyn0LE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780324267; c=relaxed/simple; bh=ZrHWRd5eL4xZ2xy0uxhanyvAWDoTYNS0s4Knsu2AQA4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=trzlXeXRyuLP2SOOdnTP2RJWcjTZGCKruhCaRCnaN3cJQidhVe8Pgm3Ts13k/JtaBAGBecUbGHUdCryGkyW9qkBjFdFrDabprHCflHOGkSrcQ8LurUWJGhVkBQFvIHlRdZ7wZy8XzYOLn+00iMUNhzsYRo/Vga5r2piaRd0Yx0A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mJpyrAcT; arc=none smtp.client-ip=209.85.210.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mJpyrAcT" Received: by mail-pf1-f171.google.com with SMTP id d2e1a72fcca58-84230ab8857so763421b3a.1 for ; Mon, 01 Jun 2026 07:31:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780324265; x=1780929065; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=E/w8i1G6nHif5EKAvHHP2tACp7wRosDOgSUOyTOJZjk=; b=mJpyrAcT5LmcqpZvAseAHXeCvboeYY020SF0KfXBS7VP1uhabbYW5bK/y1zP7tdHhp PFHl6ZC4sG+sBwQinjnKxP/gyA71sa7+PFwYUpviNuocNvQwuZaA8OB2otbjfRDOUykH ndT3oarEdA7UFGuHqjVqFWZ+LL5Z2jAcZJkVBfG9DuazkFU5aMY8EQLyKB8m8sdOgSyb Ly4EtxiyOR2tHCS60FALhXES14ZqrGLmotu1sn3hujfmC2IZLcxfFOKwDfudFVJ2G6tt kLestd9AuLVAa7SGHvlFBYnJRa4cEMjhhRGjsApDbVacA3B/KqgWXB6bYMZpBPHNBtHU VMWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780324265; x=1780929065; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=E/w8i1G6nHif5EKAvHHP2tACp7wRosDOgSUOyTOJZjk=; b=aFP8x1Xdl0dYXFv6csmB2Tpdcq2HR7bhwK4dOd6wDW3Zkj/qGKalLnBrpzZPBgut7N zIMQPGFLnpPokPLysrfVajRFhBNFPYIfCxh0lvNs0kwVL62OhA8v9n/ESVLCHaWb6MvE CMUtUgftzzLE5yORc+ttzMtuVVzOGzysomJiTXICCHufcTSe35CBX6C50Kd+UqxgvtkA 993pAzrea7dwFwm76Ad7c4Gs1AwR3TnG4HxQG0P8N82pZlkjtjiaq9LHuvbIxbjhAUbr B1Wb76kHKmsM6C5nivvNrTe/iL0vFFFsWXGJn9tEQ2UEwb9gh4ADPlTfIjfVbhFIIqtt /qSg== X-Forwarded-Encrypted: i=1; AFNElJ84x66F10wwuSLufQ/Y1JPFEoqvAebR9Hlx4Xubz/Aflb4IL3RsQHsyygcnY3C8oxON6l7cloLrUvxR6J8=@vger.kernel.org X-Gm-Message-State: AOJu0Yxq9zJa1BLHPVboTr2J5rCEevFSneJgyCFAn4PT1afPV17HMLXh /kL4GkdxfCcClXRxP0uiaJx5Y+fsUBWiHxFNYXgwcVWJoy/KchKMne0ECcL5VW+THZw= X-Gm-Gg: Acq92OEElmed71fwiGkaPR57Et19a58UdRUG5fbjgZnXDY0P/c8br94i+viLh5wfyLs H4l2eT/rEMRiU03Q2uqdO8pU3brbypXHELCVlHBqFK5pSsLrnueS8A0/MK33KH2EDEkTkxYMrYi zAajXKIYw38hBMz1wq3Q1uH91MTgRgaCnr4uIqYoiX167Q6Ft2EnqEkowptsJv8aIQPjQwRTJZL 5O02zPjn913oZAVbxiWLQn3BjYlbLwfeYd3tpp5J+XXImR7o1VoJc4du/l1MFYCpIwCYuAEHP3e YXSUYbZJ38E2smNZRQLgrnjUvJ+sDe7W50VHy/1WiOxgadsWEWBv9TekLAdEgLjeNdF7/edyWg5 t8yG/mfANspxyJ5nVq49WR/AMHIcHy+giL3pK3si2FYIILlU+OgDfxyBVlW2ktwEHitOYs2/GBM K0oJLXpW0SARvoJTxYnLeZNpJXc+GD9Qsw6hEiGPW+ X-Received: by 2002:a05:6a00:1745:b0:842:57e8:1bda with SMTP id d2e1a72fcca58-84257e83a0emr3595654b3a.19.1780324264598; Mon, 01 Jun 2026 07:31:04 -0700 (PDT) Received: from i386.168.1.127 ([2402:a00:163:2ce9:9c6f:e28:3da8:7980]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-842498819e3sm4910786b3a.34.2026.06.01.07.31.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 07:31:04 -0700 (PDT) From: Hrushiraj Gandhi To: Heiko Stuebner Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Hrushiraj Gandhi Subject: [PATCH v3 3/3] arm64: dts: rockchip: add Vicharak Axon board Date: Mon, 1 Jun 2026 20:00:22 +0530 Message-ID: <20260601143022.153941-4-hrushirajg23@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260601143022.153941-1-hrushirajg23@gmail.com> References: <20260601143022.153941-1-hrushirajg23@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add initial support for the Vicharak Axon single-board computer based on the Rockchip RK3588 SoC. The board supports: - eMMC storage - microSD card - Gigabit Ethernet - HDMI output (dual HDMI) - HDMI input - USB 2.0 host ports - PCIe 2.0 slots - PCIe 3.0 x4 slot - SATA - RTC - Status LEDs The board uses an RK806 PMIC and provides the regulators required by the RK3588 SoC. Signed-off-by: Hrushiraj Gandhi --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../dts/rockchip/rk3588-vicharak-axon.dts | 1036 +++++++++++++++++ 2 files changed, 1037 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-vicharak-axon.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index cb55c6b70d0e..fcb115b02eff 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -179,6 +179,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-rock-4d.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3582-radxa-e52c.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588-armsom-sige7.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588-armsom-w3.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588-vicharak-axon.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588-coolpi-cm5-evb.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588-coolpi-cm5-genbook.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588-edgeble-neu6a-io.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3588-vicharak-axon.dts b/arch/a= rm64/boot/dts/rockchip/rk3588-vicharak-axon.dts new file mode 100644 index 000000000000..9d1e61e1857a --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3588-vicharak-axon.dts @@ -0,0 +1,1036 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) + +/dts-v1/; + +#include +#include +#include +#include +#include +#include +#include "rk3588.dtsi" + +/ { + model =3D "Vicharak Axon"; + compatible =3D "vicharak,axon", "rockchip,rk3588"; + + aliases { + mmc0 =3D &sdmmc; + mmc1 =3D &sdhci; + mmc2 =3D &sdio; + serial2 =3D &uart2; + }; + + chosen { + stdout-path =3D "serial2:1500000n8"; + }; + + hdmi0-con { + compatible =3D "hdmi-connector"; + type =3D "a"; + + port { + hdmi0_con_in: endpoint { + remote-endpoint =3D <&hdmi0_out_con>; + }; + }; + }; + + hdmi1-con { + compatible =3D "hdmi-connector"; + type =3D "a"; + + port { + hdmi1_con_in: endpoint { + remote-endpoint =3D <&hdmi1_out_con>; + }; + }; + }; + + leds { + compatible =3D "gpio-leds"; + status =3D "okay"; + + power_led: power-led { + color =3D ; + function =3D LED_FUNCTION_STATUS; + gpios =3D <&pca9554 0 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + + status_led: status-led { + color =3D ; + function =3D LED_FUNCTION_STATUS; + gpios =3D <&pca9554 1 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "none"; + }; + }; + + pcie20_avdd0v85: regulator-pcie20-avdd0v85 { + compatible =3D "regulator-fixed"; + regulator-name =3D "pcie20_avdd0v85"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + vin-supply =3D <&vdd_0v85_s0>; + }; + + pcie20_avdd1v8: regulator-pcie20-avdd1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "pcie20_avdd1v8"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + vin-supply =3D <&avcc_1v8_s0>; + }; + + pcie30_avdd0v75: regulator-pcie30-avdd0v75 { + compatible =3D "regulator-fixed"; + regulator-name =3D "pcie30_avdd0v75"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + vin-supply =3D <&vdd_0v75_s0>; + }; + + pcie30_avdd1v8: regulator-pcie30-avdd1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "pcie30_avdd1v8"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + vin-supply =3D <&avcc_1v8_s0>; + }; + + sata_vcc_5v0: regulator-sata-vcc-5v0 { + compatible =3D "regulator-fixed"; + regulator-name =3D "sata_vcc_5v0"; + startup-delay-us =3D <5000>; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + sdio_pwrseq: sdio-pwrseq { + compatible =3D "mmc-pwrseq-simple"; + clocks =3D <&hym8563>; + clock-names =3D "ext_clock"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdio_reset_wifi>; + reset-gpios =3D <&gpio4 RK_PC6 GPIO_ACTIVE_LOW>; + status =3D "okay"; + }; + + vcc0_4v0: vcc4v0_sys: regulator-vcc0-4v0 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc0_4v0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <4000000>; + regulator-max-microvolt =3D <4000000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + vcc12v_dcin: regulator-vcc12v-dcin { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc12v_dcin"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <12000000>; + regulator-max-microvolt =3D <12000000>; + }; + + vcc3v3_io_expander: regulator-vcc3v3-io-expander { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_io_expander"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + vcc3v3_pcie20_sata30: regulator-vcc3v3-pcie20-sata30 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_pcie20_sata30"; + regulator-boot-on; + regulator-always-on; + enable-active-high; + gpios =3D <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>; + regulator-max-microvolt =3D <3300000>; + regulator-min-microvolt =3D <3300000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + vcc3v3_pcie30: regulator-vcc3v3-pcie30 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_pcie30"; + regulator-boot-on; + regulator-always-on; + enable-active-high; + gpios =3D <&gpio0 RK_PB2 GPIO_ACTIVE_HIGH>; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + vcc5v0_sys: regulator-vcc5v0-sys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + vcc5v0_usb20_host: regulator-vcc5v0-usb20-host { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_usb20_host"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc5v0_sys>; + }; + + vcc_1v1_nldo_s3: regulator-vcc-1v1-nldo-s3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_1v1_nldo_s3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + vin-supply =3D <&vcc5v0_sys>; + }; + +}; + + +&combphy0_ps { + status =3D "okay"; +}; + +&combphy1_ps { + status =3D "okay"; +}; + +&combphy2_psu { + status =3D "okay"; +}; + +&cpu_b0 { + cpu-supply =3D <&vdd_cpu_big0_s0>; +}; + +&cpu_b1 { + cpu-supply =3D <&vdd_cpu_big0_s0>; +}; + +&cpu_b2 { + cpu-supply =3D <&vdd_cpu_big1_s0>; +}; + +&cpu_b3 { + cpu-supply =3D <&vdd_cpu_big1_s0>; +}; + +&cpu_l0 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l1 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l2 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l3 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&gmac1 { + clock_in_out =3D "output"; + phy-handle =3D <&rgmii_phy>; + phy-mode =3D "rgmii-rxid"; + phy-supply =3D <&vcc_3v3_s3>; + pinctrl-0 =3D <&gmac1_rgmii_bus + &gmac1_rgmii_clk + &gmac1_rx_bus2 + &gmac1_tx_bus2 + &gmac1_miim>; + pinctrl-names =3D "default"; + snps,reset-active-low; + snps,reset-delays-us =3D <0 20000 100000>; + snps,reset-gpio =3D <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>; + rx_delay =3D <0x00>; + tx_delay =3D <0x43>; + status =3D "okay"; +}; + +&gpu { + mali-supply =3D <&vdd_gpu_s0>; + status =3D "okay"; +}; + +&hdmi0 { + status =3D "okay"; +}; + +&hdmi0_in { + hdmi0_in_vp0: endpoint { + remote-endpoint =3D <&vp0_out_hdmi0>; + }; +}; + +&hdmi0_out { + hdmi0_out_con: endpoint { + remote-endpoint =3D <&hdmi0_con_in>; + }; +}; + +&hdmi0_sound { + status =3D "okay"; +}; + +&hdmi1 { + status =3D "okay"; +}; + +&hdmi1_in { + hdmi1_in_vp1: endpoint { + remote-endpoint =3D <&vp1_out_hdmi1>; + }; +}; + +&hdmi1_out { + hdmi1_out_con: endpoint { + remote-endpoint =3D <&hdmi1_con_in>; + }; +}; + +&hdmi1_sound { + status =3D "okay"; +}; + +&hdmi_receiver { + pinctrl-0 =3D <&hdmim1_rx_cec &hdmim1_rx_hpdin &hdmim1_rx_scl &hdmim1_rx_= sda &hdmirx_hpd>; + pinctrl-names =3D "default"; + hpd-gpios =3D <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>; + status =3D "okay"; +}; + +&hdmi_receiver_cma { + status =3D "okay"; +}; + +&hdptxphy0 { + status =3D "okay"; +}; + +&hdptxphy1 { + status =3D "okay"; +}; + +&i2c0 { + pinctrl-0 =3D <&i2c0m2_xfer>; + pinctrl-names =3D "default"; + status =3D "okay"; + + vdd_cpu_big0_s0: regulator@42 { + compatible =3D "rockchip,rk8602"; + fcs,suspend-voltage-selector =3D <1>; + reg =3D <0x42>; + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <1050000>; + regulator-min-microvolt =3D <550000>; + regulator-name =3D "vdd_cpu_big0_s0"; + regulator-ramp-delay =3D <2300>; + vin-supply =3D <&vcc5v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_big1_s0: regulator@43 { + compatible =3D "rockchip,rk8603", "rockchip,rk8602"; + fcs,suspend-voltage-selector =3D <1>; + reg =3D <0x43>; + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt =3D <1050000>; + regulator-min-microvolt =3D <550000>; + regulator-name =3D "vdd_cpu_big1_s0"; + regulator-ramp-delay =3D <2300>; + vin-supply =3D <&vcc5v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + hym8563: rtc@51 { + compatible =3D "haoyu,hym8563"; + reg =3D <0x51>; + #clock-cells =3D <0>; + clock-output-names =3D "hym8563"; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rtc_int>; + wakeup-source; + status =3D "okay"; + }; +}; + +&i2c1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c1m2_xfer>; + status =3D "okay"; + + vdd_npu_s0: regulator@42 { + compatible =3D "rockchip,rk8602"; + reg =3D <0x42>; + fcs,suspend-voltage-selector =3D <1>; + regulator-name =3D "vdd_npu_s0"; + regulator-boot-on; + regulator-enable-ramp-delay =3D <500>; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <2300>; + vin-supply =3D <&vcc5v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&i2c6 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c6m0_xfer>; + status =3D "okay"; + + pca9554: gpio@24 { + compatible =3D "nxp,pca9554"; + #gpio-cells =3D <2>; + gpio-controller; + reg =3D <0x24>; + vcc-supply =3D <&vcc3v3_io_expander>; + status =3D "okay"; + }; +}; + +&sdhci { + bus-width =3D <8>; + full-pwr-cycle-in-suspend; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + no-sd; + no-sdio; + non-removable; + vmmc-supply =3D <&vcc_3v3_s3>; + vqmmc-supply =3D <&vcc_1v8_s3>; + status =3D "okay"; +}; + +&sdio { + max-frequency =3D <150000000>; + no-sd; + no-mmc; + bus-width =3D <4>; + disable-wp; + cap-sd-highspeed; + cap-sdio-irq; + keep-power-in-suspend; + mmc-pwrseq =3D <&sdio_pwrseq>; + non-removable; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdiom0_pins>; + vmmc-supply =3D <&vcc_3v3_s3>; + vqmmc-supply =3D <&vcc_1v8_s3>; + status =3D "okay"; +}; + +&sdmmc { + bus-width =3D <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + cd-gpios =3D <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>; + disable-wp; + max-frequency =3D <200000000>; + no-mmc; + no-sdio; + sd-uhs-sdr104; + vmmc-supply =3D <&vcc_3v3_s3>; + vqmmc-supply =3D <&vccio_sd_s0>; + status =3D "okay"; +}; + +&spi2 { + assigned-clock-rates =3D <200000000>; + assigned-clocks =3D <&cru CLK_SPI2>; + num-cs =3D <1>; + pinctrl-0 =3D <&spi2m2_cs0 &spi2m2_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmic@0 { + reg =3D <0>; + compatible =3D "rockchip,rk806"; + #gpio-cells =3D <2>; + gpio-controller; + interrupt-parent =3D <&gpio0>; + interrupts =3D <7 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default", "pmic-power-off"; + pinctrl-0 =3D <&pmic_pins>, <&rk806_dvs1_null>, + <&rk806_dvs2_null>, <&rk806_dvs3_null>; + pinctrl-1 =3D <&rk806_dvs1_pwrdn>; + spi-max-frequency =3D <1000000>; + + vcc1-supply =3D <&vcc5v0_sys>; + vcc2-supply =3D <&vcc5v0_sys>; + vcc3-supply =3D <&vcc5v0_sys>; + vcc4-supply =3D <&vcc5v0_sys>; + vcc5-supply =3D <&vcc5v0_sys>; + vcc6-supply =3D <&vcc5v0_sys>; + vcc7-supply =3D <&vcc5v0_sys>; + vcc8-supply =3D <&vcc5v0_sys>; + vcc9-supply =3D <&vcc5v0_sys>; + vcc10-supply =3D <&vcc5v0_sys>; + vcc11-supply =3D <&vcc_2v0_pldo_s3>; + vcc12-supply =3D <&vcc5v0_sys>; + vcc13-supply =3D <&vcc_1v1_nldo_s3>; + vcc14-supply =3D <&vcc_1v1_nldo_s3>; + vcca-supply =3D <&vcc5v0_sys>; + + rk806_dvs1_null: rk806_dvs1_null { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun0"; + }; + + rk806_dvs1_slp: rk806_dvs1_slp { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun1"; + }; + + rk806_dvs1_pwrdn: rk806_dvs1_pwrdn { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun2"; + }; + + rk806_dvs1_rst: rk806_dvs1_rst { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_null: rk806_dvs2_null { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun0"; + }; + + rk806_dvs2_slp: rk806_dvs2_slp { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun1"; + }; + + rk806_dvs2_pwrdn: rk806_dvs2_pwrdn { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun2"; + }; + + rk806_dvs2_rst: rk806_dvs2_rst { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_dvs: rk806_dvs2_dvs { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun4"; + }; + + rk806_dvs2_gpio: rk806_dvs2_gpio { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun5"; + }; + + rk806_dvs3_null: rk806_dvs3_null { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun0"; + }; + + rk806_dvs3_slp: rk806_dvs3_slp { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun1"; + }; + + rk806_dvs3_pwrdn: rk806_dvs3_pwrdn { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun2"; + }; + + rk806_dvs3_rst: rk806_dvs3_rst { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun3"; + }; + + rk806_dvs3_dvs: rk806_dvs3_dvs { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun4"; + }; + + rk806_dvs3_gpio: rk806_dvs3_gpio { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun5"; + }; + + regulators { + vdd_gpu_s0: dcdc-reg1 { + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_gpu_s0"; + regulator-enable-ramp-delay =3D <400>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: dcdc-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_cpu_lit_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_log_s0: dcdc-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <675000>; + regulator-max-microvolt =3D <750000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_log_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vdd_vdenc_s0: dcdc-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_vdenc_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_ddr_s0: dcdc-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <675000>; + regulator-max-microvolt =3D <900000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <850000>; + }; + }; + + vdd2_ddr_s3: dcdc-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vdd2_ddr_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_2v0_pldo_s3: dcdc-reg7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2000000>; + regulator-max-microvolt =3D <2000000>; + regulator-name =3D "vdd_2v0_pldo_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <2000000>; + }; + }; + + vcc_3v3_s3: dcdc-reg8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vddq_ddr_s0: dcdc-reg9 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vddq_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s3: dcdc-reg10 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcc_1v8_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + avcc_1v8_s0: pldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "avcc_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s0: pldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcc_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + avdd_1v2_s0: pldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "avdd_1v2_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_3v3_s0: pldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vccio_sd_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + pldo6_s3: pldo-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "pldo6_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vdd_0v75_s3: nldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdd_0v75_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vdd_ddr_pll_s0: nldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdd_ddr_pll_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <850000>; + }; + }; + + avdd_0v75_s0: nldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <837500>; + regulator-max-microvolt =3D <837500>; + regulator-name =3D "avdd_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_0v85_s0: nldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdd_0v85_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_0v75_s0: nldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdd_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +&mdio1 { + rgmii_phy: phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x1>; + }; +}; + +&pcie2x1l0 { + reset-gpios =3D <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie2_0_rst>; + vpcie3v3-supply =3D <&vcc3v3_pcie20_sata30>; + status =3D "okay"; +}; + +&pcie2x1l1 { + reset-gpios =3D <&gpio4 RK_PA2 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie2_1_rst>; + vpcie3v3-supply =3D <&vcc3v3_pcie20_sata30>; + status =3D "okay"; +}; + +&pcie2x1l2 { + status =3D "disabled"; +}; + +&pcie30phy { + status =3D "okay"; +}; + +&pcie3x4 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie3_reset>; + reset-gpios =3D <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply =3D <&vcc3v3_pcie30>; + status =3D "okay"; +}; + +&pinctrl { + + hdmirx { + hdmirx_hpd: hdmirx-5v-detection { + rockchip,pins =3D <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + + hym8563 { + rtc_int: rtc-int { + rockchip,pins =3D + <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pcie2 { + pcie2_0_rst: pcie2-0-rst { + rockchip,pins =3D + <4 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pcie2_1_rst: pcie2-1-rst { + rockchip,pins =3D + <4 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pcie3 { + pcie3_reset: pcie3-reset { + rockchip,pins =3D + <4 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + wireless-wlan { + sdio_reset_wifi: sdio-reset-wifi { + rockchip,pins =3D + <4 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + +}; + +&saradc { + vref-supply =3D <&avcc_1v8_s0>; + status =3D "okay"; +}; + +&sata0 { + status =3D "okay"; +}; + +&tsadc { + status =3D "okay"; +}; + +&u2phy0 { + status =3D "okay"; +}; + +&u2phy0_otg { + status =3D "okay"; +}; + +&u2phy1 { + status =3D "okay"; +}; + +&u2phy1_otg { + status =3D "okay"; +}; + +&u2phy2 { + status =3D "okay"; +}; + +&u2phy2_host { + phy-supply =3D <&vcc5v0_usb20_host>; + status =3D "okay"; +}; + +&u2phy3 { + status =3D "okay"; +}; + +&u2phy3_host { + phy-supply =3D <&vcc5v0_usb20_host>; + status =3D "okay"; +}; + +&uart2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart2m0_xfer>; + status =3D "okay"; +}; + +&usb_host0_ehci { + status =3D "okay"; +}; + +&usb_host0_ohci { + status =3D "okay"; +}; + +&usb_host1_ehci { + status =3D "okay"; +}; + +&usb_host1_ohci { + status =3D "okay"; +}; + +&vop { + status =3D "okay"; +}; + +&vop_mmu { + status =3D "okay"; +}; + +&vp0 { + vp0_out_hdmi0: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { + reg =3D ; + remote-endpoint =3D <&hdmi0_in_vp0>; + }; +}; + +&vp1 { + vp1_out_hdmi1: endpoint@ROCKCHIP_VOP2_EP_HDMI1 { + reg =3D ; + remote-endpoint =3D <&hdmi1_in_vp1>; + }; +}; --=20 2.47.3