From nobody Mon Jun 8 05:26:21 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EAC6633DEE0 for ; Mon, 1 Jun 2026 17:30:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780335057; cv=none; b=s0RrNU6Zj4xItmL3RwIzVmI30YGVasG1yvYMal3lzJiAnzpjgyB/7ZQGYWi3iP14B8QcJ09kTnOulri4VIx14fM+lnEKZf7g4jF6ZAd3/wzxGXHdwMCF2ElvQ0AtFawA9SIeYMhGD7TsbH7lgtOo+RxYpAUo8DHlicOS+gOnBww= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780335057; c=relaxed/simple; bh=xeSQHPitzN8ohDKs18l6esrdselqsjwFIBvIjhevBqI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nSFMiCgvUQdx/3nB8IvWi/dcFYBQ8kt2FARxPI9DZMoMx6ME4d30naaYMU+uBcbtshpQ+D1Q5zAaXj+JsvCC39pDPtPY2lIozJ/FmhMuxgCVfBPbpWuqel1iUZSmGBkUdCdHthI/1oI6s7D/6Ccmu5DF0xu2TrUMeOXtgeYpz4o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=CkhQyHZd; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FhRZKKgF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="CkhQyHZd"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FhRZKKgF" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 651BBCRi3128068 for ; Mon, 1 Jun 2026 17:30:55 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= wVm4TdG5n8U+Jqzsg6ytMrzaYYKYP9UWAt7EIHGxQss=; b=CkhQyHZdGEBq93G+ F+4LsLU7U3kU9GOaCii62iiYuleaUcKScBEsMd2EUdp+zua5G7oRDwJlpYwb8aYx R9EToc4ZAPD/eSF7SMEo9N1eDKvavn/Jvitp/gw2W4fXcTUeTKwROq0UcV+8b44U aQfK+rt/hNXmzZrfIPpHAgDHVxi6gJbYqcvwbcLG9HyCzM686vR8ROeFTWGolFxQ u9CMWAVmhPzlgKuw115/x5CoQKJYiyrOn59iYqJnoo0ynXM5ZY/RmJ78X9iVpcfd Ur3DiX9XjIhs5TUnUanyUEKwHtFkeRD29WC6URQ7mMrWU2S3w19xuLKb1s9ULjLk mImkXA== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eh9011m5w-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 01 Jun 2026 17:30:55 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2bfdd99f6b7so40943445ad.0 for ; Mon, 01 Jun 2026 10:30:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780335054; x=1780939854; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wVm4TdG5n8U+Jqzsg6ytMrzaYYKYP9UWAt7EIHGxQss=; b=FhRZKKgFNtgqCgLGDezBbLWRGMrpPwM2hozO5AikxaAriC0H1CynzUo7VaKTdRfzeI mIH3Ry1u6bFYiENErG+6QNP5fWTG5i/FJEE8jwP8cdfqgUbwusnN/hOnhQw6uG8jFMbA 6Ewvhtwr+azd5skp2HWOkAns2Gz+srz/fGwiCPqLF97IBjuhohb475fQkrmagVC3m14f gesAwJ47KE90l6cxA/pVqB1Btns/086PTmfg/LEPtPGcZg993GQRFLMCETFoYcjOSd/5 TVCg/2eGClyFw0xg9vc57S8zCKP1OydktHja+Xl8LxSIGY6H716/f0J97GjTIN4+eSJi FNpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780335054; x=1780939854; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=wVm4TdG5n8U+Jqzsg6ytMrzaYYKYP9UWAt7EIHGxQss=; b=EmyOjKVWRvADd0a6yf+uC/xODww4JXNzVVNLRGqREZVl3XUlvmviPr0J7MceSLiNKU m2Fqc7P+V5KrjDlolgFLGr1dkj/gqGECa8Dt35547rlJlxdYTWp28tN3EjzK3Xw+u5p8 9/Hqn/E8VHa4KZk/Fceq/ScnbY1Y9E2G3/cqEQvzD5QWDgwE0fg4l2kw2jR1BMyxg3Or sjXiasRYMI6hKlxnvcchhmtVfs/masf03NpbKF7qU8QfN34rWmAX/7X1Zj11xdxqyPvA bjmKCLTLLTXmiI8gp/d57bzm4rT1wOmKyl1aIj6aDSuc0+hcSfITnrenebUfgHgCwBb+ +AcQ== X-Forwarded-Encrypted: i=1; AFNElJ/taRM+O074DhgbppO9XxbTUG0wETE7a5P/uD0FdUin6aL7K66yodzx9aiPARSDC/yQLJagbeSapc/s5gg=@vger.kernel.org X-Gm-Message-State: AOJu0Yyl6w+a6Eiha4Vy/m41EuTtHS8klW3InKLPqEGraMfBsUV1k/MM +Fq7FQR0RpdPEuJc5XZ3yL0JP+0p6ptB/bgLtbH56RY2WPTHnwCqmbhpSwUQScH0e/QfKD/gN2v VFKgbWBfdvvvEJM4Su/zTB86QM9u64TDOYRQTcPsoTWNfkBznXGhZNPuBrH8u4ZdYtTI= X-Gm-Gg: Acq92OHfeNC9gi9b7urtfrjpYx7mX2GgFJrNJMYGyDkSVxn7lY5KA7DlcNrfVIj1k5P abfv4LZtYGGGcVF6VLFu9yAbtumSzeK8KTHH5GAm/BG9DhEtxVjvbxkRIkbv51Hbho3YnKdnsbd Fh6Oao4oh5S+o0Qcb1T0mTHTn8pZPfvKGajEyCLyPQ5085J0UHKlhiupScqpN04H+UmKi81GHi2 roszADIexFZPmCi4xVe4aMS1gMPG+0Hq2Nrf61CPhyoTKV3gB1uKyIQ0e1CIOJXe5ns2lE7L0MI /cdviH7N3i6bTq9FCvnLb65pbg5nGOdfxFPIpn/15wDyPVmX/ykO7ye4BhTG+lWxqusPNdOi7Ub snnkUgZBoC7bor/adnYCdCI7Kfcoi7JGf8N8AWbp/9/74LXcYF5SNBmNpt7NsmAMbSSY= X-Received: by 2002:a17:903:2f05:b0:2bd:c925:3a16 with SMTP id d9443c01a7336-2bf367b1670mr141503465ad.2.1780335053976; Mon, 01 Jun 2026 10:30:53 -0700 (PDT) X-Received: by 2002:a17:903:2f05:b0:2bd:c925:3a16 with SMTP id d9443c01a7336-2bf367b1670mr141502805ad.2.1780335053501; Mon, 01 Jun 2026 10:30:53 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf23b011f7sm149136085ad.41.2026.06.01.10.30.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 10:30:53 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Mon, 01 Jun 2026 22:59:44 +0530 Subject: [PATCH v2 1/3] dt-bindings: phy: sc8280xp-qmp-pcie: Document Eliza PCIe phy Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260601-eliza-v2-1-6b44c9c23d5e@oss.qualcomm.com> References: <20260601-eliza-v2-0-6b44c9c23d5e@oss.qualcomm.com> In-Reply-To: <20260601-eliza-v2-0-6b44c9c23d5e@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru , Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780335042; l=1706; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=xeSQHPitzN8ohDKs18l6esrdselqsjwFIBvIjhevBqI=; b=8TAw6i9HWaMl9TKddGR6bg7RHnpwPvMpNjH6kopEup+runXShivaFDIsfa7BjAa+eov0bpYQ1 II6sIgMEXd1Bu/kukcd7mvNZ06W518oWDz9OnjtqH2oUbJ9YU6iA2qF X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Authority-Analysis: v=2.4 cv=H6nrBeYi c=1 sm=1 tr=0 ts=6a1dc1cf cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=d5_U1CTwwdyySJRbjq4A:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-ORIG-GUID: 1lM9RvPe1lnmoLVwguisXHGdWt9psTis X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjAxMDE3MyBTYWx0ZWRfX7AIrvafVpyI+ 5ZA0/Vq3Xs9fddhnTgPbs9I0SmxmuLrtWKai3oSyiB6HBQhNYFYaDB8xxX0XX3Xn1TBFbpxKY5u tqlBih5sDsS/ZrrnAv/9cJxST3O+iwOkZo5NTrAfxgkMd5SbOMrPZsSfx1Z8L0iMKcRiJTRVnU9 Fmu0gu7ot7R7W5h7HetoJB16DmyoXdvLwh/LVYDbhZA61wQabRrQ+jMKEPQccZvoeAzoK/2MhRG i+d8VYZd4l3U+VniipmIWWKbyvpVKExCyr3JHOTJyaDXVaSUXqppfbx2CiP+46i6N8AIojNB4RU GRJiSr5F1dqR+wcWx8+4SEe0T96jhd/BKOjK1k8+Y22jMxhrnQ5UjqaDbQlnKKrvgEnxn3o/QaJ 8ONG1HNm76XQ6y+xlzVofoRetDaQ1rUSvGEQ/Z1ZpdrpAEdszNoJAZGIn01oBWvfL+67k6pbs14 rW6i6WqzeQU0nevBZmw== X-Proofpoint-GUID: 1lM9RvPe1lnmoLVwguisXHGdWt9psTis X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-01_05,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 clxscore=1015 phishscore=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606010173 Add compatibles for the Eliza PCIe QMP PHY's, which supports Gen3x1 and Gen3x2 configurations. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Krishna Chaitanya Chundru --- .../devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 6 ++= ++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-p= hy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.= yaml index 3a35120a77ec..be4bbc327982 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml @@ -16,6 +16,8 @@ description: properties: compatible: enum: + - qcom,eliza-qmp-gen3x1-pcie-phy + - qcom,eliza-qmp-gen3x2-pcie-phy - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy - qcom,kaanapali-qmp-gen3x2-pcie-phy @@ -181,6 +183,8 @@ allOf: compatible: contains: enum: + - qcom,eliza-qmp-gen3x1-pcie-phy + - qcom,eliza-qmp-gen3x2-pcie-phy - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy - qcom,qcs8300-qmp-gen4x2-pcie-phy @@ -206,6 +210,8 @@ allOf: compatible: contains: enum: + - qcom,eliza-qmp-gen3x1-pcie-phy + - qcom,eliza-qmp-gen3x2-pcie-phy - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy - qcom,kaanapali-qmp-gen3x2-pcie-phy --=20 2.34.1 From nobody Mon Jun 8 05:26:21 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F40A72C11E8 for ; Mon, 1 Jun 2026 17:31:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780335062; cv=none; b=MS+wFpvqzlQd1mZEWFlnvTWiE0E3TA9KfZ2bAfc5fFOVtnI1Z+WAxLCUzfaF3Yrrt+4TioJV8QBtSmeZ21hL+s9oxH+sqmaE8UqYnKM8kn79xHGzrPJEVcBkuRKLX+K6wp7/Ieh6nLvRhRzUgmlvJYTDiymIm1MzPXSIaBJGUrA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780335062; c=relaxed/simple; bh=Zyi6ZGL896jGON4iStDG4HYuocR8SRlTT1GS2O/Ts0g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EigNFQ3M7OcSQ5FOwdKO5+94mi7xtYp7PFXAz7pcS4UjmnCVrzwdlQ0MdaIhwFkPpmNgNiVWBMzxriLmQq73AVsSy9cZwVDiOb2TFmUB9eUAtgsY2Ei9O2joGBnRS836FimQ6UAY6Z/Ota0xUZ1pFr2Cz6/u8+ySMGefjVjOkfc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=B1/rujjM; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=INF6fjem; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="B1/rujjM"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="INF6fjem" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 651BBQX33128747 for ; Mon, 1 Jun 2026 17:31:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xCwwzgX6X6FAk6K+BEi4rFbrCZI7XpDhhtoZrbnj3PA=; b=B1/rujjM/5EQKr4X lUbYrgXgDIX+FCKrQ3Hn3MW3Jfqz4Ita7YYgImO1R461MdboqGxaBNnXvv4lfMK3 4feFCRAU9eekbl1K8MPkKZzLJ4CpTyHDUB5zw5H4snA/lx3XmfUdd1PfV/o7wkLg uD4dd7/OEPyYVHYPdSqR/XkhSI2lZM5Yqp95GnQAwfME0Wm3YSG5+WZV3XfPUzLa dmKotEzbUHtcxFCMWEOKxelDomUJjNe/2KgCHp34OdIodaNlK2EOmpWttrK2Zx+G MF2WeD8qPX81rGI7yKVB8jMYRUIMbecfiKVXntm7TYXP0X9YkLeaqT/B3ExpfyY7 KIwvLg== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eh9011m6a-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 01 Jun 2026 17:31:00 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2bf08c2a24bso47980395ad.2 for ; Mon, 01 Jun 2026 10:30:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780335059; x=1780939859; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xCwwzgX6X6FAk6K+BEi4rFbrCZI7XpDhhtoZrbnj3PA=; b=INF6fjemnrPwc+bbYj5HAnZ41nCzXlwQA/qzUwXrNh939NM3XzEVixIh1Ct7vjc3uP RjmzsDCKxwATqXdQJeD0NZcXwvHW/u2ZaJUEeFdpA0ZMDUEH3jz3B3OexZutkovwi6yH Marr2B0LykOvmajdET7HM600w8z0PHd/mb0sEcBk3G9EqcTAn66gSroBpNJ7qbMx+VKy yG3ZYI9e8Xp1XiNDHRP1x7dIMUeuRVb8GLYmqnv+eLmEL2gYUQpU62eZd6hOKQ6Ue2t6 CcqXxHl9A4WlNz9PTWoVv+F+twkZ9Ti6sPfOSgJih+4lIy3kS39ten18sQxBpZDbcOGt 5AmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780335059; x=1780939859; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=xCwwzgX6X6FAk6K+BEi4rFbrCZI7XpDhhtoZrbnj3PA=; b=NwYHTdGt4Lopbgwiiy3Vp/8g4FRaVSPkgSxaZYFBF9b7PjZQ5PAsTxq4lewJZ1EFxu z4e6LMAklcxBuaZ+3BwZ8hdVqB0A/grGONVORXBWO9UKRrKBP8UbiSf8s0soieoYPPn2 kW0Ub5qp+PakIXdyqgZi/U+sDmkbIKmfkunKJ5v0nlUqloJ9RSuFOMlapGU+NkhJNyuS QCvUP7MWweyGa45Fh9zw7y+pSJjFEYVN/Y8c22FTjTS03avEdvyFVmJixDSXT+LxG/TA 4/bbJaumOrRtAGsmDV0K3m8EIrIWvW/8vH/PFND8llbHEzO1h81MoD4Y/97vc5Tb9t0M KpKg== X-Forwarded-Encrypted: i=1; AFNElJ8xdMqWaW6ywmkeU/P9dMOFMUO/dhX3+9Iva6yId2xcdwlqIungyIOpYexzOhFmw9sVrBr/xLvmw3CZUL0=@vger.kernel.org X-Gm-Message-State: AOJu0YzEeeRr3XWBQef8peZ3nlym0knVlQA4NOmgA59lzIw3BbYBGu9R qkPkknXjmS1qcHv6e7CFw0AqacAi5gnAH0Cf565zNChBlPtn8SGioNEpaTTnf5DdaGvk4o3CN2P uozKfRCygfx38yPkgovlZtbnoIkb8n6qnnRGrcMc88xAYMf85IVcJfsNUYb9owwvTSWk= X-Gm-Gg: Acq92OGZ9gIBa+RHunD+NnvHNxXVcm9LvZZFnGPRKBu3zE2C99l/SER64aDc77Gl1MN wBjvY9vD46IdZFYff6mOn6G8/pjjoG5hTvHUkKWcms7DwnRUPPFD+MaN2WPnf5kr0yzeKoP857a d/YBqdStBr8OFmh3ZS4II/DGrrZwsicgbf+cJFcqFIoWjO+B9z54/JSkSUyxCnxQyR2Pov9eYJt 33rH15Rl3BhDR6TxNAbnYUZ3j6m0rzo5+O5sEauvrweLEMHUwDtR78EtAp4IHr1+Q1U3kBGavAr kE1l3dcCtjaDg+hsUtiSfd0V+pQ7JqG4tsLWHYeg0jkBkn0KFTZztM2ie7GOyOr1YtfFjG0ANkW pP/Xl6XhvHGbPwe6+WW86xm44sf8pcoom8+/4F/ulmfcAWWNTup/yL9B7LInsb0J8lvk= X-Received: by 2002:a17:903:94e:b0:2bf:2d0:887b with SMTP id d9443c01a7336-2bf367bd713mr122993625ad.9.1780335059116; Mon, 01 Jun 2026 10:30:59 -0700 (PDT) X-Received: by 2002:a17:903:94e:b0:2bf:2d0:887b with SMTP id d9443c01a7336-2bf367bd713mr122993165ad.9.1780335058650; Mon, 01 Jun 2026 10:30:58 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf23b011f7sm149136085ad.41.2026.06.01.10.30.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 10:30:58 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Mon, 01 Jun 2026 22:59:45 +0530 Subject: [PATCH v2 2/3] dt-bindings: PCI: qcom,pcie-sm8550: Add Eliza compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260601-eliza-v2-2-6b44c9c23d5e@oss.qualcomm.com> References: <20260601-eliza-v2-0-6b44c9c23d5e@oss.qualcomm.com> In-Reply-To: <20260601-eliza-v2-0-6b44c9c23d5e@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780335042; l=913; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=Zyi6ZGL896jGON4iStDG4HYuocR8SRlTT1GS2O/Ts0g=; b=0Cr9XKqiuqEufsk3MnumP89WSaLaGSxg47BTJwEc37C20UjzDgXXyOejYZMYpvYjiWuENKAZk 9WtrirmnKFNBkPl9gIi+eQg/CY5DJFxT6TFdo6IzLtpLOfTn/diUBhW X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Authority-Analysis: v=2.4 cv=H6nrBeYi c=1 sm=1 tr=0 ts=6a1dc1d4 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=ly1VyIkaSgMpB_u5KqwA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-ORIG-GUID: VTF77KYA03H1wqB2PvrmNCY11QLxqiU9 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjAxMDE3MyBTYWx0ZWRfX3+19p86AhdQ0 dCLk9XqbAjFu6GAPzsZVxx9TeAzpcXf9GZQv1O8/zWZJpT2T2McOocERRhntGd+64wuzgXBgj5N UxHCKpBI3mjL3qmF+1sQ4WUq7A2HtXNzyDqHohK1hBC/n6J7wy5k+zvVDM4POW2Xt1rzEDxdCOj yiHywY+uPYkt3CMrrWPszYfATPZ8MBWbmIfhgoZR9BSHEaojJ0YsN0mcL017EmqOBFjBvm6uMpj rfI1p/23x/Q3ttq1f6kiQuW9nv9zLavyTiCIjQKCRKpfAB8kQiC57Owgen/qS0A10w7D2yaGR8S tRm3eJfSP9pR2lzd6ycuhxViAjy9RKlnVeqfyLxqvQtzDb4MlkQcdCQmFp4shukpeONfoH2j54a CJolETS98mTXPodR1uROKPR9wSxxY5K760XPBLI760wvs0QB8RA0tuhaOzwmLUleo36Iyt7b3vX K9rQumB5Wg2mN1pGu8w== X-Proofpoint-GUID: VTF77KYA03H1wqB2PvrmNCY11QLxqiU9 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-01_05,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 clxscore=1015 phishscore=0 impostorscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606010173 PCIe controller present in Eliza SoC is backwards compatible with the controller present in Eliza SoC. Hence, add the compatible with SM8550 fallback. Signed-off-by: Krishna Chaitanya Chundru --- Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml b/= Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml index 3a94a9c1bb15..98b7e0612410 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-sm8550.yaml @@ -20,6 +20,7 @@ properties: - const: qcom,pcie-sm8550 - items: - enum: + - qcom,eliza-pcie - qcom,kaanapali-pcie - qcom,sar2130p-pcie - qcom,pcie-sm8650 --=20 2.34.1 From nobody Mon Jun 8 05:26:21 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0547B188596 for ; Mon, 1 Jun 2026 17:31:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780335072; cv=none; b=BC56XK5xelNIu30LbuYpCBZzprhRLURxj8jnCa93U8tcMu2wKUqAt5H9xxiHUaE8KfyQEMfVEmY2mVRzrkeXbtdksHLYUjqddvUbbb8lYtM9Z1kt5m7AhCOw8BhtMEOhpDJIXgWvT3bu92Bb5I0lSn6Ht/IRoEbA5Pc0az3Y30k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780335072; c=relaxed/simple; bh=7iP551rdIZqWRceuZPhGlp/X6IV7S6J757MfaV4YtJM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EFZW2NI/UkITxqSejzmdz644vgkYIEyY5vWLjA1vqBHdYAaWUdPkYRSmWApmwtrNF4wPKqa8RC82ycm/E8r4zK5TR/Rtu1fBmsBeJxnQMf8rnZT2YWWUhclu/gNLPx/T5n63zXRkIwCpMEAXhIj+dq/UqqQmzLBbcEj9dgpb2lo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XH1qp2Va; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=JxVqkvoU; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XH1qp2Va"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="JxVqkvoU" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 651EZJPZ2740421 for ; Mon, 1 Jun 2026 17:31:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= NAzujdDV7tIM1fqduKpVYcQ2/xyyEKE8IHJ1qImwK3U=; b=XH1qp2VaLZHzLMA3 6JV+N5VKSxcv/Gb7HJP2ZX3MhxOeV57KOk5oL+4v9xOjOQWXkkbTslIpIc2Vv0xj PD702yxjfVSACfvEwqmg9SmDOw2NV7efHL06U47OMwnSyUGEOR1bf98hobwZbP77 YDCoDXmi09J/EHTw/rW1GPMuYU1eMIoZFSrFh/h109tzAOAtLXOkRyehq8RVxxue h4ylUsXb2JzK8jRSYQ08E8jcg1a1oDbOpaKQM829RbJdJWxNxXCksMUNZcb8XuGr v5bVV9kkyl9iGRWW9E9PCZgOCfy+5/fZht6Lf1eumcqz4cHzUTOOhf25n7gR/KyD ejenxg== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eh6sqj80u-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 01 Jun 2026 17:31:10 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c858e0cbca3so1019481a12.2 for ; Mon, 01 Jun 2026 10:31:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780335070; x=1780939870; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NAzujdDV7tIM1fqduKpVYcQ2/xyyEKE8IHJ1qImwK3U=; b=JxVqkvoU0nFL1L5+pCGszcEkOYO9ZNcUv0EAfk0+3jUHsKuu4FcIqR+GF0tL3MOPNy +60bWJaARJmuxEZMi0f1/DTTkYy2EOE/F5S5LOjdCqh42364jIqzbb5ipJgp3R7GaJb5 0cBpEG6nCcXfH685nOOqHoSjgZqxCFZ968T4y9EhDhkO8/lvDBOqYJ1dj1bbtTmU0UyE NUStSmSpmIw66b85wuOVbBuTE+VHzsfvCfLBSitbxmpIkfCWOuHdRzAebSSApgdfxslc sQesskIM02pAuEK4FPnAEkK0lcl2oEdFXGp5a6kVyqH3UcXh3tUbkWypFQs+s+7OvFxj 3Qng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780335070; x=1780939870; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=NAzujdDV7tIM1fqduKpVYcQ2/xyyEKE8IHJ1qImwK3U=; b=N/wBOxMBh/sdUeJgcysMWMsk4iePWBf4RCV9nyANg66YZ5PsWgmTLSrrwN29KqKpmN uqugSKjC+SYOTl9wcTJ+kzkt9A09KD8VgjVyjUKVNL/6GxvgLYTZz3J+dRXt7EKsDws6 L2QqGtGKmwMvm/YmKpaF+PGvxt44cdLPhvnzzdqa+GMuCY/ldPvW8Disyg+ll3synOaw GiLCj2BqqyyLfqZmchdOgZwhiodnifH+CNI0DmqPfkyP96cyow7dUcIk0MgZn9UqZU3M ogi7BUF5Lg32wQdTnlF18v3/VAUmW6KkLWi02CSKvHCjvQJVDcLYjK3oNJpyWQygZxzW +gDg== X-Forwarded-Encrypted: i=1; AFNElJ+umhPt0OAAqiATdLZSxtzE1qQhXZEWxoHYh8+5tKOmfaMXBC4IDbtuSxXeg0Z8ImEZFqAYDrmkbeVdahE=@vger.kernel.org X-Gm-Message-State: AOJu0YwMaMcr/Gh1rCyotRF5zL80G1+pl7mQMtNJgnF0XVLxVnSkcsxy 0Tym3sUP/luWe8mqvxCNjlRf13E8qpoe5uLnoZI4I3EYgC/e1b6FekHzlEFwFmIrgZYbXEfRziK jKnmtPMQkEcZQrBFtkqMxcwLmIPJHR9sdLtFZKoaIfJ/N6CRttAGVHIGjU/WdMhWornQ= X-Gm-Gg: Acq92OH+zLHUrBccFKhMZpC5Ze14h3cDMP0xx8NqzP7sToY7dsF0QlVjZumFodV00ep lujQpmkzfDjNPWZ0URK6bFo3HSq8fyHaK2x2LbvQqs9Sf/23U4ER/SmmLkpS3oSh4ym6OrmpcrE UUgZgvU2ItoEFSiXi9H86Hx5GH/Zz/+ZUNmtqiXL3s+JM4OcuRCCSTitaxHqBuZ+zWu/4CdvIZR Mm4j0cpYTbhEc+3/bKch/gCJzutof/kKRMWC7jtVDi/wHtq1bl/ld47CZlnAySUxXAWLpLAyXjU wO85LrnkmWoYUABYhnEWF1zx1qLCvgB1+WLE5X4CZJwweiXaX7B3q5NLFw07zkoUNUX8xW4vEvi 4sySRDamnjOSsYC6o5RddHJITkuDDtiYaYro/cHUKuItRHtoFc+0dOIWYldbeXKHcQWc= X-Received: by 2002:a17:902:ea0a:b0:2c0:ccdb:e023 with SMTP id d9443c01a7336-2c0ccdbe53cmr76670055ad.17.1780335069550; Mon, 01 Jun 2026 10:31:09 -0700 (PDT) X-Received: by 2002:a17:902:ea0a:b0:2c0:ccdb:e023 with SMTP id d9443c01a7336-2c0ccdbe53cmr76665545ad.17.1780335063631; Mon, 01 Jun 2026 10:31:03 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf23b011f7sm149136085ad.41.2026.06.01.10.30.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 10:31:03 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Mon, 01 Jun 2026 22:59:46 +0530 Subject: [PATCH v2 3/3] phy: qcom: qmp-pcie: Add QMP PCIe PHY support for Eliza Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260601-eliza-v2-3-6b44c9c23d5e@oss.qualcomm.com> References: <20260601-eliza-v2-0-6b44c9c23d5e@oss.qualcomm.com> In-Reply-To: <20260601-eliza-v2-0-6b44c9c23d5e@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= , Manivannan Sadhasivam , Bjorn Helgaas , Bjorn Andersson Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780335042; l=9259; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=7iP551rdIZqWRceuZPhGlp/X6IV7S6J757MfaV4YtJM=; b=rZJ/eG55S5EW1ShOqf9GbkFA2NOi/5FsJGM4wa2Vj+arOOuL62571uzvqZforQxiXDe+NH1tr LavIrc8URN5CCinLDlS/3XsDpMuiP3fDPh/hAAYA9DDAESzNMbgRxlz X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-ORIG-GUID: jtIal204jfe1UEPbh_26Dm8XODfWtR6I X-Proofpoint-GUID: jtIal204jfe1UEPbh_26Dm8XODfWtR6I X-Authority-Analysis: v=2.4 cv=eqnvCIpX c=1 sm=1 tr=0 ts=6a1dc1de cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=BvlutTLlwcMiLWs3sTYA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjAxMDE3MyBTYWx0ZWRfX6qUxSNUSws18 3/0k5rPAVUPgObZ4So1SAdYgdWgODs7ifLzAMtLEHoI71dLKfc7kMYrzs3ztdIhty3YRQ11mUR2 M2Y9GXs0R1BkOZ5/KZevslg7Co0fM6/EX4qSue6W4F3i11OGEhAtInxde0zE7h1rdkTorjAzrSR zG2gZV4U4NDemJ13TIdCqG1a2h+044fXi4Yk+4GX/p8kmplb0ISatqwwv3H8TcbaV3B7n/Lj4Cf wVhODLEePmRrc+E+0TP/Z+macFP9eZotirm+G4z6qGOTVG/YFvUIUdrxdaunZtG85fjK22Kc3PA DKBS4nFtQxyF0fWlcnzgN8zysNWlwL3DsIeJvw7FrE+xtnNq9kSBpabCSHhd7MJoq3Zk7ewzwRi gkwku/8ZK5EyfQkB92nN1/OIisSCyJIXNBNNYBF/BvjGNTZckpsgOtGMnh8zS0jQGqFkkkUKONL oCq9N/F3LWzmQ7mdH6A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-01_05,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 spamscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 adultscore=0 lowpriorityscore=0 phishscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606010173 Add QMP PCIe PHY support for the Eliza SoC. Introduce a new Gen3x1 PHY configuration with Eliza-specific initialization tables, and reuse the existing sm8550 Gen3x2 configuration for the Gen3x2 PHY instance. Also add the missing QPHY_PCIE_V6_PCS_PCIE_INT_AUX_CLK_CONFIG1 register definition to the PCIe V6 PCS header. Signed-off-by: Krishna Chaitanya Chundru --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 139 ++++++++++++++++++++= ++++ drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h | 1 + 2 files changed, 140 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index fed2fc9bb311..257b4df965c3 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -198,6 +198,112 @@ static const struct qmp_phy_init_tbl msm8998_pcie_pcs= _tbl[] =3D { QMP_PHY_INIT_CFG(QPHY_V3_PCS_SIGDET_CNTRL, 0x03), }; =20 +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_serdes_tbl[] = =3D { + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE1, 0x93), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE1, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE1, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE1_MODE1, 0xb4), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE2_MODE1, 0x03), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE0, 0xf8), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x0d), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE0, 0xab), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE1_MODE0, 0x24), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_EN_CENTER, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_ENABLE1, 0x90), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SYS_CLK_CTRL, 0x82), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_IVCO, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x42), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_MAP, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_SELECT, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CORE_CLK_EN, 0xa0), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V6_COM_ADDITIONAL_MISC_3, 0x0f), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V6_PCS_REFGEN_REQ_CONFIG1, 0x05), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_G3S2_PRE_GAIN, 0x2e), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_RX_SIGDET_LVL, 0x77), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_RATE_SLEW_CNTRL1, 0x0b), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_PCS_TX_RX_CONFIG, 0x0c), + QMP_PHY_INIT_CFG(QPHY_V6_PCS_EQ_CONFIG2, 0x0f), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_misc_pcs_tbl[] = =3D { + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG2, 0x1d), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_INT_AUX_CLK_CONFIG1, 0x00), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00), + QMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_RXEQEVAL_TIME, 0x27), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_tx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_TX, 0x17), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_RX, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_1, 0x15), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_4, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_RCV_DETECT_LVL_2, 0x12), + QMP_PHY_INIT_CFG(QSERDES_V6_TX_PI_QEC_CTRL, 0x02), +}; + +static const struct qmp_phy_init_tbl eliza_qmp_gen3x1_pcie_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_FO_GAIN, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SO_GAIN, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_PI_CONTROLS, 0xf0), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH2, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_AUX_DATA_TCOARSE_TFINE, 0x30), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_TX_ADAPT_POST_THRESH, 0xf0), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_VGA_CAL_CNTRL1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_VGA_CAL_CNTRL2, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_GM_CAL, 0x0d), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_IDAC_TSETTLE_LOW, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_SIDGET_ENABLES, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_LOW, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH2, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH3, 0xb7), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH4, 0xea), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_LOW, 0xdc), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH2, 0x9c), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH3, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH4, 0x89), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH, 0x94), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH2, 0x5b), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH3, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH4, 0x89), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38), + QMP_PHY_INIT_CFG(QSERDES_V6_RX_SIGDET_CAL_TRIM, 0x08), +}; + static const struct qmp_phy_init_tbl ipq6018_pcie_serdes_tbl[] =3D { QMP_PHY_INIT_CFG(QSERDES_PLL_SSC_PER1, 0x7d), QMP_PHY_INIT_CFG(QSERDES_PLL_SSC_PER2, 0x01), @@ -3532,6 +3638,33 @@ static const struct qmp_pcie_offsets qmp_pcie_offset= s_v8_50 =3D { .txrxz =3D 0xd000, }; =20 +static const struct qmp_phy_cfg eliza_qmp_gen3x1_pciephy_cfg =3D { + .lanes =3D 1, + + .offsets =3D &qmp_pcie_offsets_v5, + + .tbls =3D { + .serdes =3D eliza_qmp_gen3x1_pcie_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_serdes_tbl), + .tx =3D eliza_qmp_gen3x1_pcie_tx_tbl, + .tx_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_tx_tbl), + .rx =3D eliza_qmp_gen3x1_pcie_rx_tbl, + .rx_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_rx_tbl), + .pcs =3D eliza_qmp_gen3x1_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_pcs_tbl), + .pcs_misc =3D eliza_qmp_gen3x1_pcie_misc_pcs_tbl, + .pcs_misc_num =3D ARRAY_SIZE(eliza_qmp_gen3x1_pcie_misc_pcs_tbl), + }, + .reset_list =3D sdm845_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(sdm845_pciephy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + .regs =3D pciephy_v6_regs_layout, + + .pwrdn_ctrl =3D SW_PWRDN | REFCLK_DRV_DSBL, + .phy_status =3D PHYSTATUS, +}; + static const struct qmp_phy_cfg ipq8074_pciephy_cfg =3D { .lanes =3D 1, =20 @@ -5399,6 +5532,12 @@ static int qmp_pcie_probe(struct platform_device *pd= ev) =20 static const struct of_device_id qmp_pcie_of_match_table[] =3D { { + .compatible =3D "qcom,eliza-qmp-gen3x1-pcie-phy", + .data =3D &eliza_qmp_gen3x1_pciephy_cfg, + }, { + .compatible =3D "qcom,eliza-qmp-gen3x2-pcie-phy", + .data =3D &sm8550_qmp_gen3x2_pciephy_cfg, + }, { .compatible =3D "qcom,glymur-qmp-gen4x2-pcie-phy", .data =3D &glymur_qmp_gen4x2_pciephy_cfg, }, { diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-pcie-v6.h index 45397cb3c0c6..17a0f9d18acf 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v6.h @@ -12,6 +12,7 @@ #define QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG2 0x0c #define QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG4 0x14 #define QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x20 +#define QPHY_PCIE_V6_PCS_PCIE_INT_AUX_CLK_CONFIG1 0x54 #define QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS 0x94 =20 #define QPHY_PCIE_V6_PCS_LANE1_INSIG_SW_CTRL2 0x024 --=20 2.34.1