From nobody Mon Jun 8 08:36:47 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F6853BFAFA for ; Sat, 30 May 2026 18:28:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165683; cv=none; b=IgvZS3C9y5saWCGFKxLKcLdjaiMZVV0X7GE+TeHFXNzADnxEL9izSCSdw6Zl0FgQin7vFy31Z36VVrRghG0T/hHPxCzTn/zhMZzy4oWASubnTlQ7y6DQ9yDaB802ZJQRh9LGrej/RW/i0isezTfksb6doMs6UC/PW8Wiyl1Z2No= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165683; c=relaxed/simple; bh=mjrd/5WRTtizVxAileTEcsI3Pcwm5BCTvACtsLVlxwI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TzpAn7xcNXcYJBJJq+Of7B41nssYuNuzbbLuKPGCDYfqawXd0gGCj3rI1iD6SOQFZwafqvDg27tRx7rp2Mxo3JzGRUZDq+9M214duEMzkvRYn9fPeMzm6eGbDNmRr3o4sgU5lYIT0M3CS9qJd7WsrSA8atpAI4uj74e+MUvs6EU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=F4LOmhoC; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=J4gdjuxr; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="F4LOmhoC"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="J4gdjuxr" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UEOuIh3280600 for ; Sat, 30 May 2026 18:28:01 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= kf8GN87yWQbNdh+TSO3Lk6k7qhp0/6Kg3q6wFbgg+3o=; b=F4LOmhoC//1ULH2m z0OXsKvYwjH6BFxsiunaCfeQSbEaiNDoel5UdLClSRtJQdCMyEUg4QGp/lQuVuxs N87bKUqYXzDfTTYAjdxtf557PVOsycOfn9Sh9RVfXOOohVOh7cyZLeSdutG4MCS7 ISRvfi95+0zSjC0XHRuamiJ0hKuhiB/q48VVjfh9pkWSl2G9VJ6x5uINHDqaZknV taomnxc42mteUR6FV2aofHnLNsS3mDcHrnuRO5iT1bNrCO/XFBjv66IDauLBVn8u R7tMdM/s2hHIBDTfyS3XOe8WteqyS7U/pj9zz2nSVFFSQcNjsohy5fExI9u5ye1P cODV6g== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efq7f9ttd-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:01 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2beff6b6e74so38362645ad.1 for ; Sat, 30 May 2026 11:28:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165680; x=1780770480; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=kf8GN87yWQbNdh+TSO3Lk6k7qhp0/6Kg3q6wFbgg+3o=; b=J4gdjuxrdODYs6/ulWEu1JylI8cXk/+84+SyHmcGKhr3YF5hfJozuz9rgTW0CMvxn+ 9pSUyXe9okcaH3tEdIHFVdQyDcgIaffvzd9iXw+ScbSdBsjz7tXnGETtkI09fJQaVMoe DJo1gPcwG1M8YLZmax3pDCEDBXu33N+qm+1b8a85X9EyjtT4SAm0UXTYkJi5hRLdvl+w PN857RYYPNedju1w0dR7ESZ8z5oqU6WgbS+HFTq4BB1WEGnBEim74wJ96bdbzfBahyDK yP+pJuzMJgrRBqeXRdSHeuIYPSiJlrD7yO7SVpXaf29HthqOniund3m9WnWU9isHFWCk zksw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165680; x=1780770480; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=kf8GN87yWQbNdh+TSO3Lk6k7qhp0/6Kg3q6wFbgg+3o=; b=XZzrxHzC5+WTXCqqPoDmIV12LIMwZiYFPNtOJn20S59RMXNj87DsW3ngSmr3YEH2JP Wog7KgYcjfoN8B8WF4G1Fx3WcsujKk6rYj1Q6x8VddhcluB4K1p5cnP9YflrpemUH0V6 hbsxJVo51XDfvQhcqzwpMI28Kc1XMiYkj0Rsug9uzPxZ+nNIWrAz86n/YN008WOjVQrS jmcKW65r24xtzqS3IfcG6jkGSyoEdJOcyePGHihrsMKzPhrAeeFXNF7+VPYoMogbsUfQ I2BBKD+F6Ix6LWPm4NAQcbizTQwjs3RR+NTPbrx+53a5Z97zL31cPOKzwBWrwtXfe+by 8fog== X-Forwarded-Encrypted: i=1; AFNElJ/ggqU3iOBpP7IGbtdii6o7+hj1OaROLrLRzFCe/PD8SSF+476jqL7mp9Bbp8rpxUrZLFxXOCXc6RI2by4=@vger.kernel.org X-Gm-Message-State: AOJu0YyNe/mo1Qct3h76m3ib6EaSka+PwwAg0ysaqC12roTWqzLaUg1j ho6m77/I9vCHVGmnUeCvyIm8uz/F/owVHZJCX4kylfKkPXJDn6XpU8RhlL0eZh8138yF5Y+ho9c jWqk3FHtpc5UbbQdFI2PL+wevbyTwAfNpOaHdmJzS50ZfFA3hn7/Lo762MYj1GpPTYKk= X-Gm-Gg: Acq92OFBjuD5JudfCVx/Z2jpxj8k0C0qOOScVBDvXR/FBL8jMJlGQCUc1HZXJx9dBFm DqjbBAnP0Klgo9C6RXJgJi0CmxqjjSeHdEQ84RBKNYURtUCra0H48dI2NBjNSadXqsY4tRjI03y exTKM1Eayl1DiiCfy5snIi09fDlJho7A1RN9LZYHqkuHqro0gcv/dbHKI+/muYi1jI+pexiwBes mvJBGpH31r6ZBP/QASohwCCEgam1ICNu1Zn4Yp4V1BLpHDkOVYOaizFK+drxtD+a1iGuf1PElsr fFQax+eE3Do6BfYMaOXgXx1IdRy2QU9AlDa6kJCzXIZHhaAfG70ZWg7ivyCPYO3CL5TShoZ6WJ4 89DHORYgF0XiWKAWK9W2sDK4uywgddC55fbtSJTeTQ1ubpdo= X-Received: by 2002:a17:903:22c5:b0:2c0:c625:4019 with SMTP id d9443c01a7336-2c0c6254474mr318225ad.25.1780165680506; Sat, 30 May 2026 11:28:00 -0700 (PDT) X-Received: by 2002:a17:903:22c5:b0:2c0:c625:4019 with SMTP id d9443c01a7336-2c0c6254474mr317975ad.25.1780165680028; Sat, 30 May 2026 11:28:00 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.27.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:27:59 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:19 +0530 Subject: [PATCH v2 01/10] dt-bindings: dma: qcom,gpi: Document GPI DMA engine for Shikra SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-1-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Xueyao An X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=857; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=JRwNa7gj/V38SNuXulP2MlFnweDp961hhJdbueICCwE=; b=zWWaFqHSP8Vk/mLPkC/+xc6zW/EaqcFc/llcdbnCatLUnMeA1FqnMId5kh8acH2hWQHE/jylm oYBDHZraf7hAjAlepPcNqUcUx5R7dmqm3I07Btm9yTucHnPU93ynR3r X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-ORIG-GUID: pOjGY__rt8MNq5a5PZeaixDRwc1Tyy8j X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfXyhHSvc70afqw 6fSHlojMo54kPaFGObJn9TOOvUOpm2+9QW6hCJCswV9U3QXuqmJOYnAAsG0Jf4v2fGRWQxWUnjv sS2MLQ5Dgj9wxwbgS22k7DXaDn28vuiDpnjsKdNZ/+ebYjf974wTHCFhuUjqGAqEy/EeHJShFBN 6//O3+S4NGgYg/Vvr+9XjTuNGheLWb3Gf5ZWw+Uh5hCyxBC6aDL9pU4SN1FKMwxSolcuKAaVyE+ DlVaRr6RiVZDRMX4udd1590AvkFQ3KX2NzokJYG0/HedvfZ06UmY38iWrtyhIBd2atrET+/vVXD rpSOroPq5DPPcR0Caq8qBfkP+0hDXEYHXEt+SdwVfdqEgM7maj0J7DYOkAok9LZUMo6S8p50PcH Wr60vzcp+HYhwdRaJZjW31kEAxln4bfTdhGV4AJJz0RnczbOGO5PcnZR+Mch/ooDeoR6ZUf7vjA LHi+bhyFHrA4L4sq7vA== X-Proofpoint-GUID: pOjGY__rt8MNq5a5PZeaixDRwc1Tyy8j X-Authority-Analysis: v=2.4 cv=XqzK/1F9 c=1 sm=1 tr=0 ts=6a1b2c31 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=jyTGefxJr8I4-3Pae4IA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 adultscore=0 clxscore=1015 phishscore=0 impostorscore=0 lowpriorityscore=0 priorityscore=1501 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Xueyao An Document the GPI DMA engine on Shikra platform. Signed-off-by: Xueyao An Signed-off-by: Komal Bajaj --- Documentation/devicetree/bindings/dma/qcom,gpi.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/dma/qcom,gpi.yaml b/Document= ation/devicetree/bindings/dma/qcom,gpi.yaml index 8f9a552fe30e..54dca623223d 100644 --- a/Documentation/devicetree/bindings/dma/qcom,gpi.yaml +++ b/Documentation/devicetree/bindings/dma/qcom,gpi.yaml @@ -37,6 +37,7 @@ properties: - qcom,sc7280-gpi-dma - qcom,sc8280xp-gpi-dma - qcom,sdx75-gpi-dma + - qcom,shikra-gpi-dma - qcom,sm6115-gpi-dma - qcom,sm6375-gpi-dma - qcom,sm8350-gpi-dma --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A77243242BA for ; Sat, 30 May 2026 18:28:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165688; cv=none; b=hC9Kst0xzTmtFQsZH+RN/jUVhMMc/8l2NHF32PPN+bBQnlunlcPHKt+dzyOaYBBSUimA4KgIulsPU1jKwQMufl+I1Izqn+Uz/WHATx7oKAmiV2e13cqbIDaO6MJpZLkZEL9pqBz+MczNsd+EqUNuKS+hkdGjEi+ak+ILLbKOpAo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165688; c=relaxed/simple; bh=xt8fdY5E19585IRxlf2tv2dOaGtOy/UcGSJMOtFMvaY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gG3ssaNWu9cHqgJPGNnco8JM3wQaCXXxMxpPrG/1n3NQMRjjONRDHbUSXx8gEW88sdIRdKJOh0MaHGrjDTnPp8CVoNbK8TyBRPWRFVzGGK6M0KJQidmgPLU0+SywlhtQ/T+F4uRm/xqa7c2wXvVggOUh2aJZM9eadzqRLeNYMbw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=hb+nW6Hz; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=f4VYxBi4; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="hb+nW6Hz"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="f4VYxBi4" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UEOmEL3072233 for ; Sat, 30 May 2026 18:28:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= KOu0AHZCj/AqL2PiuNRn2hpGRFubVPT4lIfFRQyrc2M=; b=hb+nW6HzBo6aCPT8 AFWEK9qfbgYfr+nQ5QZoQubMiVtcQLZbqHH2vYpq+b7n96c+3As720L+eaLXD/rw yiV2XghXgKgBRaU5xYS7kbFAIws/lyG+IdyNfSV6fMssvMhQ98IxcX9BGdYXzPt+ 47BBqm7L1W6kz/BONgAoehEWqg0cOuGOQKqoexBkkcxhK3t+yoVTkwoFse2EKqsf uvJgSc3cuWiabe0bzLvBH1xEbhVNSYqMLhJ2R2wjJHCEaAtEwsW+o6/1S7FR3YUT 0Gw2iL9qbqcV/MKjzAXr2cjHoh6DmdOyNmrppN4eCHcvMD13F6N5gnId+BKGvAyN e9SY9Q== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efn8pj9nw-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:06 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2bd04e4fe3dso129983395ad.3 for ; Sat, 30 May 2026 11:28:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165686; x=1780770486; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=KOu0AHZCj/AqL2PiuNRn2hpGRFubVPT4lIfFRQyrc2M=; b=f4VYxBi4QXIuVFatOTji3aEc7iswGE083B0DsSITlKhO+71bCFoQ7TjpNzZY5ox1q5 n/peM0zi0SAV2O3ppjJvYHU7W9JunuqZDwG9GeAaCunQwjLsiOkmmiIXpvLehxTLvztu V419bIMLypP/0YqVV/KsYfHhIz/3nfwV5OCmbZdpnOeS4V4dpeTFFo5zu9DZ48YAL+xo ySrml4sl0CbkVJJMPw07lrM7mtI3N3lHKyuq3ORBTRIEeppl/qbS8vzozy3E2R73suk6 aDEVu5oEh/UY9qEVSG/uWmkKKevkf1nxmhvDWwInPZTnp7d6ZsIG/QMWD6YGQ5LOP0Rg e6Ug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165686; x=1780770486; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=KOu0AHZCj/AqL2PiuNRn2hpGRFubVPT4lIfFRQyrc2M=; b=oswmzxiBoYGz0h6DgayHnLh35z7ymCZrqsVWpfxUws4XWplfbV9HIT8toMHAddc9oJ rFbfOk6HiQ9/OVv9tL+04636VkG2vOkTgDYJTeP5HBaFnBUovXweH215W81Gx8mXx88Y vE2wKxTyjxgc3h6eVW5K9AMXRH2ytEngOhNIYhD7LbogJGxMn4AqO9ROukF9J1oa7FjK E3ToZ+3N2Rjzmjnwm7+myTIg2N+5TC/wA7lKr6i6uV64Mj2yQ7ibkVsl3PJPwcQXQHeJ JKNp8sF77odarJYz/43AZsVf+yqvGOTintaQbzQotTIblG7w2aXodvbMp7IcRg3ipBsS TSXQ== X-Forwarded-Encrypted: i=1; AFNElJ+708GYXoJtmleegPppvBIBgDt7ngKr6RJ9Ee0jf0Uni6S6Cs/T4+1OI2+hz3lBUvZO3fbKC1O0Kgmvkwo=@vger.kernel.org X-Gm-Message-State: AOJu0Yyp2gn6cD4xkbD2EHx24krLeUW8zDuBhCjmeovSXH4gu2Kx0RHJ 036iLaFLgakXh3JmJFHSW5XhHF1LU+U54W5bU3ZZ4H3y7ziQqkyw9D5y2cYN8S2SCGlHIk3cUTX S7WI0/V62kAufD9gZIkakFOI7EYmi6ZBwg4DB7qSfQX4o3goSjHsS0xmlmR183fn+8VU= X-Gm-Gg: Acq92OEIJAFrqUNZoHXQ1PmrmWKLiOXRTSMTnFhWVH5osksmcAacABHbRDfbmQ5A/KL 0vW/rfHsntRn8LPu2dz+FdTJrIoI8jFI4mSH9aGuwwcSx9EfKpML3NRa++ReIAz6/35HNr6IrfA KXTugv20UJzFra3YkvcvoSh7u0yYV97FRicPsVMTXiNx0WD/ALnrOAecQGGF9NkLfUYRry7MfI/ aFX0itCz1FZ96qaYWU4dyPGu8KQlSWrzGlBNDatjrajCU7idPz/bj7Wly2XJXH1NNLL7kTOpnKE 9XKWE29A5oMx3wpPerAj+ftA6BeSiVITFmfUBEu/DNfsGqIMyrmG7mU3LtVosvYRujQS7hXBGqS aBvfVs8mhrNlGcB1KXpQ7bZI68ePo7sXVTCr0YK6kl/VORoM= X-Received: by 2002:a17:902:d58d:b0:2bf:2e93:c624 with SMTP id d9443c01a7336-2bf3686777amr51626545ad.27.1780165685882; Sat, 30 May 2026 11:28:05 -0700 (PDT) X-Received: by 2002:a17:902:d58d:b0:2bf:2e93:c624 with SMTP id d9443c01a7336-2bf3686777amr51626215ad.27.1780165685449; Sat, 30 May 2026 11:28:05 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:04 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:20 +0530 Subject: [PATCH v2 02/10] dt-bindings: interconnect: qcom-bwmon: Add Shikra cpu-bwmon compatible Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-2-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Sayantan Chakraborty X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=1062; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=MfVD9NAJt+YvcfkJInifeQ/jWKYZMhdr3T/JUeWSDbk=; b=JfFkzKPOnxwJefF+ophXm/+6E3kPCWDQLamcirvNXm5y2bmtoWo49z64nFfax6b/sazioFKpf /V4tvER9/JMCoFcXKnc0dKFm5uw8jict7X34IeJuXg1bCBw2ue3Whgb X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: s4UXHfHyiG0mMIktrsvxWvwav0acStkW X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfX28GdYFTVHCzA 5FAsWYQqCr/kTmR3hXygqwBfNOydBNmq9LH2OSpCB4XqWdmUdWpdhLX04H9ZX8aIPAiDXqFajpI Kb5kxVSylDgXiGAWEqcwgSai82XODddW1VO9e8WzOOvlv5kGDMmcgtBYV7jVFVt2lNRQ8l/4Hnj pXEvXSsgZROlAewwI/tH/AlC767U52YGr9YaFNKUGdSZ/D7+oamDmJtnEcSEl42npx9/8gyeK3l nqetzQQ+OIY85NM+8oyc8VQjikN4sSFI04qauI3R1jaAV3xQjSK3JPQno4zLBHKRlMs6HX6koRT qIskC6BDUioZwVLIl+ef08UsARwGMCf/sid6BvmnhUuZA1iW8vFhkvHnObRZrm+FGpueFAM+9Th ilmCY/qes4CiD7tPzNgszOmpGn0EJiEkr7V8Bf7vbcfnEZ1vZOl6VrizorXLNwjrAg2q6L1ANcK +4aSOwJcwfG5oXSs+mg== X-Authority-Analysis: v=2.4 cv=NvvhtcdJ c=1 sm=1 tr=0 ts=6a1b2c36 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=s2Q_muabT7T23weRVv8A:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-ORIG-GUID: s4UXHfHyiG0mMIktrsvxWvwav0acStkW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 lowpriorityscore=0 bulkscore=0 impostorscore=0 clxscore=1015 adultscore=0 malwarescore=0 priorityscore=1501 phishscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Sayantan Chakraborty Add the Qualcomm Shikra SoC compatible string for the CPU-to-DDR bandwidth monitor. Shikra has a BWMONv5 for CPU. Signed-off-by: Sayantan Chakraborty Signed-off-by: Komal Bajaj --- Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmon.yaml | 1= + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bw= mon.yaml b/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmo= n.yaml index ff64225e8281..8f6c937e44ce 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmon.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,msm8998-bwmon.yaml @@ -52,6 +52,7 @@ properties: - qcom,sa8775p-llcc-bwmon - qcom,sc7180-llcc-bwmon - qcom,sc8280xp-llcc-bwmon + - qcom,shikra-cpu-bwmon - qcom,sm6350-cpu-bwmon - qcom,sm8250-llcc-bwmon - qcom,sm8550-llcc-bwmon --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9BA9B351C2F for ; Sat, 30 May 2026 18:28:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165695; cv=none; b=AQ1C0QTbErw/3qvICBsi2rqziNW5NR6Ayfxb5DNrGCYw4nuE8LudSFn5vylIWu0a9++Rs9vO+CNxxH0FiA3qDjiCsiTKNHCl2lmPucBShn4qGIXEeTEUkT+DaR/GGBjpfI6jR5bpez+owmHAaeCHXGPCD9T4sUzb6I452N4e+JU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165695; c=relaxed/simple; bh=MIUCULZ6SKXJFGgZfpP70x61UkEtycDQsAmNpodx7rA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NEYrgExT3udiNt4hUUmqOlh6MiuLFiCyAvXjKS1Wl06NoYr1sUlhWe0HcbIpKjwAilP51LNUuw5GZzE3xk78pAb1Q6YlOmVjWwD69x3ITdBDLAcnoiE8IMyUnHP3bxXzFF432R//ktbqAHD+v2de3yTa5suRp8JvxCjdz86dlbE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LksKqoY4; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FR2OGuxm; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LksKqoY4"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FR2OGuxm" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UHSfaY2170573 for ; Sat, 30 May 2026 18:28:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= uDABXrJgK+8ravfK/476LEWmVo1YEHFobSPdeiEfn+g=; b=LksKqoY4LlddujJD whF4ByONLvagt/WM5H/rTHv1bDHuTnsagevIpFoQJKtENMnaYjKUr0oimGhrfWiO BYQeuzMTe2ZRWBxY+cSBEjkuCoVLXdlr01nWsHt70mB6Lkd6zOTkIhlptmjPVPm4 KGNLLU7wCfb5ra7Vc92eh0eMuM56PWxMaL2BSeBxO/QIOWETivvZsIu7Zd+4WKzA vrF5DSS0261YbnABnklpdlD8x0CcIKKILsn9Nv0CnSUtUZtcpybWmAWv1hE1z0/T ztfwyu+CFy0lk49NnVU5STnrGyFcFm85SNicf1vHOVxsQAH5k+tKtqwSem7EAmRx fuAR2A== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efpw7hw5r-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:12 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2bf0d79d41eso19969155ad.1 for ; Sat, 30 May 2026 11:28:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165691; x=1780770491; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=uDABXrJgK+8ravfK/476LEWmVo1YEHFobSPdeiEfn+g=; b=FR2OGuxmUAp7oJkSeVH56vh3gqeuzz7jRufnh1lslTh0cw3J1umdG7j3iBcxoBkv7X AaTvXrIgUUoI9XbLx22Vey3DOpWH9LSChtj3MGPlpP1SAGa+8XUMqBC3xvccz2cng82+ CzEiAeFUHCjLGV0d5GIFFZr8Ix+OOXPOPxDX9XCZYQUIiWsoXCM+EKr+z75y/hmcq2O7 VfpWonT4jBmomV26NwBNDRHSfpqgVXUIYMY517HFN4PegrYFjA25tIu20NLEE/W8NQJS okH9GknbDUrenz14Or60HCe5NQrZn+wtg3XZveydPSNpUUXTMWUjjzzcZlHEWx43zm5a IPpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165691; x=1780770491; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=uDABXrJgK+8ravfK/476LEWmVo1YEHFobSPdeiEfn+g=; b=ToYeXWAHkjsMzumk5sMXp930d4oTcgSdD0SCon/py3kuTDlPzucDadB+VP2YxkKQKV IxO2O5CVN2zodZzhrc8Wijij+GMqcn9ZhWAlQsC+tjhmGKngrHZ086rDx7v3kaVyHY0X ooifzN023JeT9b8c+TLeNH9bMISctQ1JSMRspTuD8nV2EbKilYKPsLeH/OkAnqV2ftLW Vl2bheFfjswvHdKNc1PhjeCh3GOW1+AjLbTTmVVbGVux+coPuJWh+G3M7NFFmmJLHqUy 3lJVtkvAZ4NROIWcgOPEcLsrfkzU1grW7q6NWgvHSc56ICbgWpjNz0hTYcN+4horBSXp qxrQ== X-Forwarded-Encrypted: i=1; AFNElJ8xqnxH4LsxcWOf0gXECAo1rOhK5si3WrRTJaS+g1OLqi7kwWatU9+CagbPEQcHl+q5pxNcQWDGExppblc=@vger.kernel.org X-Gm-Message-State: AOJu0Yy9GTqxnpU4nGnTjZ5HOS9kb2bgenUO926PrT/3kxVveEF9yMgd SgbBvExA1rYu2HjHxr1/t/c5E8c04Kzcp5lpjI5hHexu6TCknSSf32ZLS+zLsjUMh7ovjahCEvl 0UrJkubA6/ljTm35YuRawIJEqbMK4lnL1CAELHr/GHgiZWrtEq0ATYfvQ+rUwqrwmxoo= X-Gm-Gg: Acq92OGF/9MomFgSJD8dpWQKwuAGtagNOBaFpDEJWlpa5cN7rCLoKoMRRcMWYlx2PPU 7h1AIBhBfoA+UR9+TkshdZ3ycgz/J7ySn3eNNe0lzmCtFSiWUvMYNjupKXfLeVPJyiRbBBXDM2C 19SWCX1fqs9lO90o+W1qxHRsnPMsL8RP8E5x1XJTju7ByOGY/ratA4MPfcHFSfMbjIAmFoiYevp O/uuwIW8w1MXKLMdNvZJrHPWYPtVP7al9mtOpYfiFOpVE1snFcqG+LuGfmIubz6iLgG/d6Lpgxo JwKsFt4fotEyBlMQmawmImGbN9edQHG+1PmkZCs32WTiQWYXAzBwx71GFQYBFSxw1PEsMJHtIHR t7YzTrXPRNdLYiK7nnO+6YNDfGIIvAZSqJfVbCH/E+9e0VSg= X-Received: by 2002:a17:903:1a26:b0:2bf:11ed:3d64 with SMTP id d9443c01a7336-2bf367d6e94mr51554495ad.18.1780165691125; Sat, 30 May 2026 11:28:11 -0700 (PDT) X-Received: by 2002:a17:903:1a26:b0:2bf:11ed:3d64 with SMTP id d9443c01a7336-2bf367d6e94mr51554285ad.18.1780165690550; Sat, 30 May 2026 11:28:10 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:10 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:21 +0530 Subject: [PATCH v2 03/10] arm64: dts: qcom: Add QUPv3 configuration for Shikra Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-3-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Xueyao An X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=28684; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=ygaSDmza/u6IYKsN0t4xLP2AX3842dUY9VPDSgggZh4=; b=nsV855uM2MO5PajDlOdHma3YJTwnGDIM+yJscfOurDJ5GOw689lVN+egjlvvxqYVW2XXGUYwE ZmeGZJO9GWADOZfFzbATz+ZQMcVQX7zn3PiW/4L2FxRgctxFQA8q8fA X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: s7cXB2CsUIroeDfF1eivUgtmTiMFe08V X-Proofpoint-ORIG-GUID: s7cXB2CsUIroeDfF1eivUgtmTiMFe08V X-Authority-Analysis: v=2.4 cv=bNIm5v+Z c=1 sm=1 tr=0 ts=6a1b2c3c cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=lZImzISf86lFr0hzVWMA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfXzTUsQ5/NYSeu Z7E9B6MNhdT84NQjMdalxCmgrzPAsxPsfdZM2etJzSA4gNBIVNs9TO4LxZh8O21ZL6NmGfxw9a3 6tjfMIEfJaMtYP9eKF2WfP7mD1PpjPD/nIjFWxikuP5T8rOZtGIhnagTAhE9b4UTrekRkxxl7Jf 5I27R4uyrqs052vP+EUEv0UX4MOs+3qvwmfILpJXAvj+xFaSlCNHJeRDGaP/j6lBj7V7wCGr9Dc ctPFr4RsxqTDlZGfTndOgWTyRG/fHXUmfhQODWyYKP02bfDUkJBPYC5ahq2+Iz3M0AwwS5f2/ZW 9v01tWOiPI0u9LANnYl9HW4ltjappZCpbS6676PFtKw661zD0f5M8v5JNLttsSVX6M8y3gkoVgT GvYF2YB9SkFAv+xoPG1vGGmcc5LBJ2QOVQ39WQB4XJOd0thu27ZRKlQEYr3zIA/oGl/lKVdj412 WFfOWA+Gyub7dJ0E7PQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 impostorscore=0 phishscore=0 adultscore=0 malwarescore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 spamscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Xueyao An Add device tree support for QUPv3 serial engine protocols on Shikra. Shikra has 10 QUP serial engines under a single QUP wrapper, all with support of GPI DMA engines. Signed-off-by: Xueyao An Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 951 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 951 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index a4334d99c1f3..2751b4f89678 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -348,6 +349,161 @@ tlmm: pinctrl@500000 { gpio-ranges =3D <&tlmm 0 0 165>; wakeup-parent =3D <&mpm>; =20 + qup_i2c0_data_clk: qup-i2c0-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio2", "gpio3"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c1_data_clk: qup-i2c1-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio4", "gpio5"; + function =3D "qup0_se1_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c2_data_clk: qup-i2c2-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio6", "gpio7"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c3_data_clk: qup-i2c3-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio10", "gpio11"; + function =3D "qup0_se3_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c4_data_clk: qup-i2c4-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio12", "gpio13"; + function =3D "qup0_se4_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c5_data_clk: qup-i2c5-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio14", "gpio15"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c6_data_clk: qup-i2c6-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio18", "gpio19"; + function =3D "qup0_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c7_data_clk: qup-i2c7-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio20", "gpio21"; + function =3D "qup0_se7_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c8_data_clk: qup-i2c8-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio22", "gpio23"; + function =3D "qup0_se8"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_i2c9_data_clk: qup-i2c9-data-clk-state { + /* SDA, SCL */ + pins =3D "gpio27", "gpio26"; + function =3D "qup0_se9_01"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_spi0_cs: qup-spi0-cs-state { + pins =3D "gpio1"; + function =3D "qup0_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi0_data_clk: qup-spi0-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio2", "gpio3", "gpio0"; + function =3D "qup0_se0"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_cs: qup-spi2-cs-state { + pins =3D "gpio9"; + function =3D "qup0_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi2_data_clk: qup-spi2-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio6", "gpio7", "gpio8"; + function =3D "qup0_se2"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_cs: qup-spi5-cs-state { + pins =3D "gpio17"; + function =3D "qup0_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi5_data_clk: qup-spi5-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio14", "gpio15", "gpio16"; + function =3D "qup0_se5"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_cs: qup-spi6-cs-state { + pins =3D "gpio29"; + function =3D "qup0_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi6_data_clk: qup-spi6-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio18", "gpio19", "gpio28"; + function =3D "qup0_se6"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_cs: qup-spi8-cs-state { + pins =3D "gpio25"; + function =3D "qup0_se8"; + drive-strength =3D <6>; + bias-disable; + }; + + qup_spi8_data_clk: qup-spi8-data-clk-state { + /* MISO, MOSI, CLK */ + pins =3D "gpio22", "gpio23", "gpio24"; + function =3D "qup0_se8"; + drive-strength =3D <6>; + bias-disable; + }; + qup_uart0_default: qup-uart0-default-state { pins =3D "gpio0", "gpio1"; function =3D "qup0_se0"; @@ -355,6 +511,105 @@ qup_uart0_default: qup-uart0-default-state { bias-disable; }; =20 + qup_uart1_default: qup-uart1-default-state { + pins =3D "gpio4", "gpio5"; + function =3D "qup0_se1_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart2_default: qup-uart2-default-state { + /* TX, RX */ + pins =3D "gpio8", "gpio9"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart2_cts_rts: qup-uart2-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio6", "gpio7"; + function =3D "qup0_se2"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart3_default: qup-uart3-default-state { + pins =3D "gpio10", "gpio11"; + function =3D "qup0_se3_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart4_default: qup-uart4-default-state { + pins =3D "gpio12", "gpio13"; + function =3D "qup0_se4_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart5_default: qup-uart5-default-state { + /* TX, RX */ + pins =3D "gpio16", "gpio17"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart5_cts_rts: qup-uart5-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio14", "gpio15"; + function =3D "qup0_se5"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart6_default: qup-uart6-default-state { + /* TX, RX */ + pins =3D "gpio28", "gpio29"; + function =3D "qup0_se6"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart6_cts_rts: qup-uart6-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio18", "gpio19"; + function =3D "qup0_se6"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart7_default: qup-uart7-default-state { + pins =3D "gpio20", "gpio21"; + function =3D "qup0_se7_23"; + drive-strength =3D <2>; + bias-disable; + }; + + qup_uart8_default: qup-uart8-default-state { + /* TX, RX */ + pins =3D "gpio24", "gpio25"; + function =3D "qup0_se8"; + drive-strength =3D <2>; + bias-pull-up; + }; + + qup_uart8_cts_rts: qup-uart8-cts-rts-state { + /* CTS, RTS */ + pins =3D "gpio22", "gpio23"; + function =3D "qup0_se8"; + drive-strength =3D <2>; + bias-pull-down; + }; + + qup_uart9_default: qup-uart9-default-state { + pins =3D "gpio26", "gpio27"; + function =3D "qup0_se9_23"; + drive-strength =3D <2>; + bias-disable; + }; + sdc1_state_on: sdc1-on-state { clk-pins { pins =3D "sdc1_clk"; @@ -604,6 +859,34 @@ opp-384000000 { }; }; =20 + gpi_dma0: dma-controller@4a00000 { + compatible =3D "qcom,shikra-gpi-dma", "qcom,sm6350-gpi-dma"; + reg =3D <0x0 0x04a00000 0x0 0x60000>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + + dma-channels =3D <16>; + dma-channel-mask =3D <0xff>; + #dma-cells =3D <3>; + + iommus =3D <&apps_smmu 0xf6 0x0>; + }; + qupv3_0: geniqup@4ac0000 { compatible =3D "qcom,geni-se-qup"; reg =3D <0x0 0x04ac0000 0x0 0x2000>; @@ -613,10 +896,75 @@ qupv3_0: geniqup@4ac0000 { clock-names =3D "m-ahb", "s-ahb"; =20 + iommus =3D <&apps_smmu 0xe3 0x0>; + #address-cells =3D <2>; #size-cells =3D <2>; ranges; =20 + status =3D "disabled"; + + i2c0: i2c@4a80000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 0 QCOM_GPI_I2C>, + <&gpi_dma0 1 0 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c0_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi0: spi@4a80000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 0 QCOM_GPI_SPI>, + <&gpi_dma0 1 0 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi0_data_clk>, <&qup_spi0_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + uart0: serial@4a80000 { compatible =3D "qcom,geni-debug-uart"; reg =3D <0x0 0x04a80000 0x0 0x4000>; @@ -638,6 +986,609 @@ &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, =20 status =3D "disabled"; }; + + i2c1: i2c@4a84000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 1 QCOM_GPI_I2C>, + <&gpi_dma0 1 1 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c1_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart1: serial@4a84000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a84000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S1_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart1_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c2: i2c@4a88000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + pinctrl-0 =3D <&qup_i2c2_data_clk>; + pinctrl-names =3D "default"; + + dmas =3D <&gpi_dma0 0 2 QCOM_GPI_I2C>, + <&gpi_dma0 1 2 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi2: spi@4a88000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a88000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 2 QCOM_GPI_SPI>, + <&gpi_dma0 1 2 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi2_data_clk>, <&qup_spi2_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart2: serial@4a88000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a88000 0x0 0x4000>; + + interrupts-extended =3D <&intc GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH 0>, + <&tlmm 9 IRQ_TYPE_LEVEL_HIGH>; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S2_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart2_default>, <&qup_uart2_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c3: i2c@4a8c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 3 QCOM_GPI_I2C>, + <&gpi_dma0 1 3 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c3_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart3: serial@4a8c000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a8c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S3_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart3_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c4: i2c@4a90000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 4 QCOM_GPI_I2C>, + <&gpi_dma0 1 4 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c4_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart4: serial@4a90000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a90000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S4_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart4_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c5: i2c@4a94000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 5 QCOM_GPI_I2C>, + <&gpi_dma0 1 5 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c5_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi5: spi@4a94000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 5 QCOM_GPI_SPI>, + <&gpi_dma0 1 5 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi5_data_clk>, <&qup_spi5_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart5: serial@4a94000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a94000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S5_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart5_default>, <&qup_uart5_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c6: i2c@4a98000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 6 QCOM_GPI_I2C>, + <&gpi_dma0 1 6 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c6_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi6: spi@4a98000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 6 QCOM_GPI_SPI>, + <&gpi_dma0 1 6 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi6_data_clk>, <&qup_spi6_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart6: serial@4a98000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a98000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S6_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart6_default>, <&qup_uart6_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c7: i2c@4a9c000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4a9c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S7_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 7 QCOM_GPI_I2C>, + <&gpi_dma0 1 7 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c7_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart7: serial@4a9c000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04a9c000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S7_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart7_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c8: i2c@4aa0000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4aa0000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S8_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 8 QCOM_GPI_I2C>, + <&gpi_dma0 1 8 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c8_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + spi8: spi@4aa0000 { + compatible =3D "qcom,geni-spi"; + reg =3D <0x0 0x4aa0000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S8_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + dmas =3D <&gpi_dma0 0 8 QCOM_GPI_SPI>, + <&gpi_dma0 1 8 QCOM_GPI_SPI>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_spi8_data_clk>, <&qup_spi8_cs>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart8: serial@4aa0000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04aa0000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S8_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart8_default>, <&qup_uart8_cts_rts>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + + i2c9: i2c@4aa4000 { + compatible =3D "qcom,geni-i2c"; + reg =3D <0x0 0x4aa4000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S9_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>, + <&system_noc MASTER_QUP_0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config", + "qup-memory"; + + dmas =3D <&gpi_dma0 0 9 QCOM_GPI_I2C>, + <&gpi_dma0 1 9 QCOM_GPI_I2C>; + dma-names =3D "tx", "rx"; + + pinctrl-0 =3D <&qup_i2c9_data_clk>; + pinctrl-names =3D "default"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + }; + + uart9: serial@4aa4000 { + compatible =3D "qcom,geni-uart"; + reg =3D <0x0 0x04aa4000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S9_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart9_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; }; =20 sram@c11e000 { --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 75D973C37A6 for ; Sat, 30 May 2026 18:28:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165699; cv=none; b=LXsBFt6BK+YUxZacWfelrMzVjz+tqe1bDvPvBMNONZ4Hi8r7OuCjvO7v499irEAJFh+fufCwX9VUwYoI1tnDNa1ju+VcMUwrDCdAYaGT1kJCRrH20cWe0R35iZWacLp7OMknFeBr0kA7m6yVfC4hHwYMGLGJlIkcTndKD5wmXNM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165699; c=relaxed/simple; bh=86lPrtRRC68324GBhKs+vwQEKBOkSk9+14YWGTO4z3Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PiJOz3P4ZoNnctE2Nurv/Gd5WA8SFXJW9hVr4fl1vhKB+dyrI19HEPhxieWS5h0eHkGA8dvrODnh4tiSmZcTBwrwAMDUBaFwtZdV0k1MCvId7eyZF8Fw0odvZRtLxAt2NuL3Vs5yuq/WnG1LKk4Jx75FcodjlHQZdNs6nqFpR8E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=SsngdvJU; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=aTdAS+1c; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="SsngdvJU"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="aTdAS+1c" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UEOOos3280126 for ; Sat, 30 May 2026 18:28:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Slub8Pw8ysKXpaiVe5IGzxnoE2Fy4UyZFu5zqxaUWts=; b=SsngdvJUz7ydfAD0 fM5nBpaqxUwA7mWqPgNRIeTBcAauuu6NrQ3CNViRTJowweR6n86ALMW8yQTPEdeN yaSPz/bGmxrKygplb+eWO+RuyJbi2tQllqSwkpG8n6cK9D42ZZgTJ9cqWEsghOZi cr2qD9IhxIQFD411bmNfQhaUkWTsCCeyAOfm0bx5QKu2W10B2htuKT39o/JQ+nDu lK0yEdyQXN5dSY0dzz0gctFv6+2UCPHMCNRcyCS4depfzBoPwIn+4d0nFPN7eN3g GFCEVTnPfnQqGcziVGXiuE9cVGOlZEEsNkyg3d3y/XzouS3Dic0YB1T2RgrdPljk tE1nGA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efq7f9tug-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:17 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2c0c20f7581so964895ad.0 for ; Sat, 30 May 2026 11:28:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165696; x=1780770496; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Slub8Pw8ysKXpaiVe5IGzxnoE2Fy4UyZFu5zqxaUWts=; b=aTdAS+1ciq+utM0k0Mrpg8MLuuqSkV495Z1OOlteG/lPjiUH8dRXE5ziWe/FM0Flgv vG8QnccoFxuI1axJ4QbXt66I8PHeuNN9m+j1aLZwSckKOxVSIQ7LE1iQ7pNB1XPC/OkI Dbcg/Hdx95MocjYedunGhR68/PuvA+fQjinYem6rPUBbLbpqwNjea9MhQfeCxowYsZJv nlmUKoyO0bhE2gZb3Ba4GO+0P15ANGcopP1/vlD310IXtgoDftBFL4OPAZVBpDe4Ptyr cdc3SqMJAfeLabnfNpTFM32dLAdbp/7/ABPvhI1fY7MqLvzxzNB/aVxlPjkmT879kqeP 14Yg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165696; x=1780770496; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Slub8Pw8ysKXpaiVe5IGzxnoE2Fy4UyZFu5zqxaUWts=; b=rZE3c3In2f0xzhAOqLTXRL3aVul2OtFu4lkh67b8Jk5mUM6m0L02NxuX3bVAJ5SOPw a4l6I+RERhsLKzqipzGchZXtICSOlS+yDPoefW98Z4ncWpmil0SRzKHP8FV7gH5UFbDI /rJThvhFJdsOv/jki/571kQeiw3gVvigb7cZd7UnhcWLdM7R5YCifn41iN4lH5pOJSTo Ty42WB22fiXdQLWmB+03oftvoGzBLhcPdJpJ+SIFR1+aEcPiyyO2Mdcum9qqbbZIuHNp nRv2PgC8m2XECXI3YMryGlG6h6RklyrmgV4tEPfUnEEl3BSI+ekZULix5XUzRkZHoQ7r 2lmw== X-Forwarded-Encrypted: i=1; AFNElJ9QoABQ85Zh0gg7z9HcgIohkgtsccGtPT5dUI7tOXyyNgzf7GTPkhtY0exD35l/MT+7baFWrj50KvAW1Uo=@vger.kernel.org X-Gm-Message-State: AOJu0YzEn9zACamvufZXl0Ac3iMIrmiYvd/hRmDyZ2COox74wFd7i9j1 2Gnz0kn9n0iNZbgaYJeaJIb7xwIttLeziApbGHKBNU9a3vAndblX2D/7I3Ucdv68r7s2nVKk1C9 74CTtN5wCoOQJhq9tE/fM8twULVkdszStJzVaP2kzPxCuUaN58CHH9b+eIRwSXtvAa70= X-Gm-Gg: Acq92OHMWUMMPCvwJ9WHbAyZtg37mj6VFRCBFFACWgQ1o7B/vYEdjFDqV3GWb368yIS rJzcTqx+DUdY01VldpuPa+V5frIGoHTO+/YO1zyo7zVEvisjKoVFRxFUTHvTqYx7zfFKtLzHcU7 5lOh7vgLSv62HnsUdoXO6RMOf9svDegJ942tCBZRA7ngaI1VEJC9e9H68XlGvtdU/B2VOl54zls 4OVAjVp6RvuWMDt8yV8o0E/IBKe4DeteE1xl2BHPYcqdZ/nQKehygZqWwge7VqrF2EfWtemdDZg 3Yl5ePNEm1jUZTWDBKmp2GqBFJuKW5+fKBTkRkiMpS2q2tw1IyTINzxu001qifAz8JKy/q6HW/H VvV7GoWHYo2h4b0VDnUXux39OGYdvbBbL7cvrGG6yrSH5rx0= X-Received: by 2002:a17:903:380b:b0:2b7:a350:463f with SMTP id d9443c01a7336-2bf367c0cbdmr56458885ad.10.1780165696488; Sat, 30 May 2026 11:28:16 -0700 (PDT) X-Received: by 2002:a17:903:380b:b0:2b7:a350:463f with SMTP id d9443c01a7336-2bf367c0cbdmr56458525ad.10.1780165695991; Sat, 30 May 2026 11:28:15 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:15 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:22 +0530 Subject: [PATCH v2 04/10] arm64: dts: qcom: shikra: Add DDR BWMON support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-4-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Sayantan Chakraborty , Konrad Dybcio , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=1830; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=tn3IGq8WrOemms6NfQb1GjtMbRgBWAwqXyYL+aik15Q=; b=KsffD1NMjNJfuDmwtCqOrxLoLEA9krJDSCScwkD28ixyYV0gfrudV7WNjFiOGxkxL+DDmgD+a xlJSI5X8tsUBpwVQnBbRlIpYJFp6ZAjZkMiBXd9v20ksc+HyAH0YVZi X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-ORIG-GUID: WA_73RM7kNlA92A6243H_LnBbcFnCx29 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfXx9LMMyxwWIab K5RXcRnYZoq1BcepIe+eln4ciNz6zCYpO3HzEJZXr18dMFMdEnQE4ZiLx5/VvYLWRzu8I5R0cSK lPueNZfm8dUUe3tvXQcCnNeGUDLURZjeE6xHq5yotmWGDAfkJkicBmQKYfXMh+uNMv1cMKHnfP3 vPzrb+C3TdlkGI4G2zuVwKoophvxtp02zFsPictdpB15cctR5UffsR5BB+vzCJkooTsx5n+ds7x g+p2L/Orus+fu4ME2sHiq0jJ+jMVgmOzlEYbvW4XFtd/rHTiigJyKtGWH7OdFc79IeThoh32JLn 82SJeTs9QEoCE87mGpOETYIi8udNSxjFeFKsLdBAHo29MOjab7nmpKOnJO6tQk0IC2xnjMXhi8Y vxL2G19B4444emnZRIDqDTQi0hty/wfk9oNzelpiJhJYBwvwm70lt6ir2Wwus1McAXsGnelDpEG 5ve8qQ/T8EfrOnJn9Eg== X-Proofpoint-GUID: WA_73RM7kNlA92A6243H_LnBbcFnCx29 X-Authority-Analysis: v=2.4 cv=XqzK/1F9 c=1 sm=1 tr=0 ts=6a1b2c41 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=iYP2JlN40lpobhLRj-8A:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 adultscore=0 clxscore=1015 phishscore=0 impostorscore=0 lowpriorityscore=0 priorityscore=1501 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Sayantan Chakraborty Add CPU-to-DDR BWMON nodes and their corresponding opp tables for Shikra SoC. This is necessary to enable power management and optimize system performance from the perspective of dynamically changing DDR frequencies. Signed-off-by: Sayantan Chakraborty Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 40 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 2751b4f89678..3cdabe718714 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -661,6 +661,46 @@ rclk-pins { }; }; =20 + pmu@c91000 { + compatible =3D "qcom,shikra-cpu-bwmon", "qcom,sc7280-llcc-bwmon"; + reg =3D <0x0 0x00c91000 0x0 0x1000>; + + interrupts =3D ; + + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>; + + operating-points-v2 =3D <&cpu_bwmon_opp_table>; + + cpu_bwmon_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-0 { + opp-peak-kBps =3D <1200000>; + }; + + opp-1 { + opp-peak-kBps =3D <2188000>; + }; + + opp-2 { + opp-peak-kBps =3D <3072000>; + }; + + opp-3 { + opp-peak-kBps =3D <4068000>; + }; + + opp-4 { + opp-peak-kBps =3D <6220000>; + }; + + opp-5 { + opp-peak-kBps =3D <7216000>; + }; + }; + }; + mem_noc: interconnect@d00000 { compatible =3D "qcom,shikra-mem-noc-core"; reg =3D <0x0 0x00d00000 0x0 0x43080>; --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D5DF3C5DA6 for ; Sat, 30 May 2026 18:28:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165707; cv=none; b=PxRNdJAYgxool13VHdcEg1HOpwI4gA7oz0RZD2rfEZK8I6WubtJNpTSc9+cCrRWX97a/L9i3dV5cAigdODAkuDum/Pk/AAmiB4hhWH+lW6G1UcWeqpGgkUHHSDtTMwxNp8AJTQo+lgsEY1BElRTv9e60oPeQznI+pb9CnF+hyAk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165707; c=relaxed/simple; bh=/u+6N0EYMsj4Agunn+tkKmFg8PJnSQna9/lR0DG64k4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fpS1RDjKwqtqBSylxmTQxxGgxFe1Snm7N+zTqeszR3J1YGDeLNh52tOdBkAWauhw+vM/itmTedzc1mjtHwL9FPP0kvyqO0PSGjitu3iNwje31s/Uuq9wBLcSf1YyN5Fu9tVWcQnI63KneELHRV+LpXrU+rAlD+uy5plJSiJ4yko= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WF4eQvzh; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=XoU44Ofe; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WF4eQvzh"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="XoU44Ofe" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UEOd8l3468416 for ; Sat, 30 May 2026 18:28:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= JbENIRCUzy8iymZf0MtDthp30+/c03GDLd3xc5/hlcc=; b=WF4eQvzh7IFuw7KP iChuAWF8Obq2/A4BE162+7mNLKC2ae63q6URPSrXkaS3Rc1cvvt9rtvDqwWTssX1 VqHjpToa4/nKAF4xy9TsQO7YjaqgE5VeGBL6Us4FISUOvQsbpzu94Tg5Id38BcpR Q2io9DZuXFiSW70FN+eQ+umdvq9bz0h5DXE7gd7oFuCxiriZ+ItIqC/8yLNnmPG3 JCwF6z4w41cyupYDvcnWjYLnhqj139/YAjUb3iss0gFddZKyTWXS1yXUw/FMM3Nm Oif9xDUJ7udGYPNpkFW2VuHaCL1g/68kVgBilA0D5HJSC88R8DRlgKU0X1fTUuww Okd0gQ== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efr989n2w-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:23 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-36d99181eaaso33833a91.3 for ; Sat, 30 May 2026 11:28:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165703; x=1780770503; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=JbENIRCUzy8iymZf0MtDthp30+/c03GDLd3xc5/hlcc=; b=XoU44OfeazANJvr54XIwbFvZQ4q56FDC3E2yIBbYwXWNJXJ8HjGyRzQjUr6CK07dO4 Gl51Z2u/NUjxuNP150pHKcCYxG4FU/HO97Ih0l2oAdQhwZ/W+gZdVXM+7nUvvJCZod18 93tGK2A44cvLxcC8VqsvdR1r5gPMapW+ekLClheWTSLDGD3EKcz2w/fg77dlXVFylamU xrbBhHqgtbXEH6c3iqN1S3zQJaMR1wYb5q953ZIKn+7FGGY/tnz+EQV3xmLU1MTjd1vc artPRMWMlkZP21CWYQtK28BpiHGrL7hVibCW6qUyhCChZUQJOZhGclPgZ1s0oi5nL379 6h9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165703; x=1780770503; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=JbENIRCUzy8iymZf0MtDthp30+/c03GDLd3xc5/hlcc=; b=YQzQqyOz5Kyg/vYbWuE4Zr3mCmyLJgosjbQ72YrIAeJO5Yjun2/ORHYCLL9SCEk4Gf 8/cgV7IyJe64swe8nHXhvLKP8qFJlpo04CruDJOg8ZxYgRXhG9O0XfgBzQrMY1Z4Qi59 L+RjPtTB3xCCLOJ+lCgzpDagLeHQauyy7NLbS+VEebChuiKwRh6Cbfdfgs4kuf30nWc1 6yEVVJpK/1fgIW2Ux2j7RGS5Z5ACezF0isS6VGb/PXRmkQqHSwvN45kqYhoArniwYjiF d2uUKbG++W8icp+DozHu6UqAE5RcghI0CETEvkVKR8U38IKHuMv2VIvW9mFdstH8c89j RHVg== X-Forwarded-Encrypted: i=1; AFNElJ/0UFhdRNnuQNkMmuIUs+0Xa62f6Vd2Mp0q/DhGK8FeDLQLX2rDF8QQajlyQOenj8RhUWIBQbsfUYoOIFw=@vger.kernel.org X-Gm-Message-State: AOJu0YwDxyBS25BLo0jrCcE1am7cKJblFjgB6+T80hmSqhGbAUkNIXI+ SWwKyBcqfbeoEhonEUYybprdrcx4x9EkthKNQS/NkmN9R8Gn8FudQvwMO3lFtbvwHQOnC053I3E p+kmk8zRVg/J5acVTL4dXKlMZX7a+PRVsqQTCNwpUruN8MGHM85qW4KeztrxebWTt4Ho= X-Gm-Gg: Acq92OH1EZBSKaT3kO/JngscBDuofjZh98iE8QrEBlaXlJEGba0lmfftjtC6+f0O+6O qQjdYKshYMelw1ysi6Gi703a8nL2xHGmeuJHYqu2TyOB9MWlrgxDOh+tQL6X4D2pbFxEg/m5XLs 1vCeYXkMLcGR5ZJYAFkYHGlCMNljhnyk6z9BEo3voavx/enOjdnUcsOzDQ49kMxWXAq3h0S45bT J27qL4Sps/8BtQRgKXDPz99UkSEVv3mj/Noz/dEk4OR4aPwYEOYCFxTflj2c2T7RppKZPnD1PeC 9Oiscgq0AFGhRKIB6u+lPN/s54HjP5jDe9VsheecoguK2E0fIpcxTMvX22dxuaZQ0nE7pTe+ycG dyF8hclhnXz2fwZlYFNjbKPnMmv6mK1TBEj0jLdGV8ISxr7A= X-Received: by 2002:a17:902:cf12:b0:2ae:ce35:2686 with SMTP id d9443c01a7336-2bf36779df6mr56555365ad.5.1780165702758; Sat, 30 May 2026 11:28:22 -0700 (PDT) X-Received: by 2002:a17:902:cf12:b0:2ae:ce35:2686 with SMTP id d9443c01a7336-2bf36779df6mr56555105ad.5.1780165702177; Sat, 30 May 2026 11:28:22 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:21 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:23 +0530 Subject: [PATCH v2 05/10] arm64: dts: qcom: shikra: Add cpufreq-hw, EPSS L3 interconnect and OPP tables Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-5-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Aastha Pandey , Imran Shaik , Raviteja Laggyshetty , Sayantan Chakraborty , Konrad Dybcio , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=6222; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=/u+6N0EYMsj4Agunn+tkKmFg8PJnSQna9/lR0DG64k4=; b=9myKuo37YexO9g2IzaFvvP7iNfYf5KdcUYkVnQ6WclAoVhDp9gps9x3jcFCOJAD0slQ93h6l4 9IWuhd5Ia2qAn3MdvTXH2w7K61Ch8TaQ0NQmfyuc0/gJwhFQK6Fvb5w X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Authority-Analysis: v=2.4 cv=BaDoFLt2 c=1 sm=1 tr=0 ts=6a1b2c49 cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=Hmkr-C8MtNtjzj7I6joA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: 3F_Yc2V1B_vweBK5yUJ5xG_u5VgIr5Zs X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfX5G0YQUQyurIU EWb8XU4LhRgz7iG2d5pNKwwjNjBSLNk0WNWBM90lQ1f+do8WjOWZFo/YQlLm6Ihx8MgsMnaxbRx jLieNBvhGE6oPyIhHmgVcFIn8zI7Wv+bQWBmmLC3mt3sH7KSMIC/wTKEy/sVpEtf/QQoAFjS7Nb lw7Gh+ruNWi/rXiEbYg4g5+YHOc/8+iag7X8I22jWYlF3iXBrQIke/5Abdf4jCpKy8cC1gWrYJF LbtBwMNualp4Yv4WYJvmOmFYRX5TpuMsFjzLkH4KZaz0MeUlQuWY/TQzrR1HDkDHJqEgkFPpyEV D1HNAEjo6Hw3nfnEcPbUqO6GRAcawLuXXUnO1hMgTuG8zAKoUjM6UEcvG0WRLVfUeYki8R3/ans W+dFtReLArtkCugCL/Tj1uLQzbMRKN1Dlr8vXMmNGyyrGJuVIz+PUkWJm3wDn5Ls539JCFc89AJ 0D/jmih9z30FnhCfGsg== X-Proofpoint-ORIG-GUID: 3F_Yc2V1B_vweBK5yUJ5xG_u5VgIr5Zs X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 clxscore=1015 phishscore=0 malwarescore=0 impostorscore=0 adultscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 Add cpufreq-hw node to support cpufreq scaling on Qualcomm Shikra SoCs. Also, add Epoch Subsystem (EPSS) L3 interconnect provider node and OPP tables required to scale DDR and L3 per freq-domain on Shikra SoC. Co-developed-by: Aastha Pandey Signed-off-by: Aastha Pandey Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sayantan Chakraborty Signed-off-by: Sayantan Chakraborty Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 125 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 125 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 3cdabe718714..6c0cfd73cb70 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -6,6 +6,7 @@ #include #include #include +#include #include #include #include @@ -44,6 +45,14 @@ cpu0: cpu@0 { next-level-cache =3D <&l3>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; + clocks =3D <&cpufreq_hw 0>; + qcom,freq-domain =3D <&cpufreq_hw 0>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; }; =20 cpu1: cpu@100 { @@ -54,6 +63,14 @@ cpu1: cpu@100 { next-level-cache =3D <&l3>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; + clocks =3D <&cpufreq_hw 0>; + qcom,freq-domain =3D <&cpufreq_hw 0>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; }; =20 cpu2: cpu@200 { @@ -64,6 +81,14 @@ cpu2: cpu@200 { next-level-cache =3D <&l3>; capacity-dmips-mhz =3D <1024>; dynamic-power-coefficient =3D <100>; + clocks =3D <&cpufreq_hw 0>; + qcom,freq-domain =3D <&cpufreq_hw 0>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu0_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; }; =20 cpu3: cpu@300 { @@ -74,6 +99,14 @@ cpu3: cpu@300 { next-level-cache =3D <&l2_3>; capacity-dmips-mhz =3D <1946>; dynamic-power-coefficient =3D <489>; + clocks =3D <&cpufreq_hw 1>; + qcom,freq-domain =3D <&cpufreq_hw 1>; + #cooling-cells =3D <2>; + operating-points-v2 =3D <&cpu3_opp_table>; + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ACTIVE_TAG>, + <&epss_l3 MASTER_EPSS_L3_APPS + &epss_l3 SLAVE_EPSS_L3_SHARED>; =20 l2_3: l2-cache { compatible =3D "cache"; @@ -132,6 +165,71 @@ memory@80000000 { reg =3D <0x0 0x80000000 0x0 0x0>; }; =20 + cpu0_opp_table: opp-table-cpu0 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-768000000 { + opp-hz =3D /bits/ 64 <768000000>; + opp-peak-kBps =3D <1200000 17817600>; + }; + + opp-1017600000 { + opp-hz =3D /bits/ 64 <1017600000>; + opp-peak-kBps =3D <2188000 25804800>; + }; + + opp-1094400000 { + opp-hz =3D /bits/ 64 <1094400000>; + opp-peak-kBps =3D <3072000 30105600>; + }; + + opp-1497600000 { + opp-hz =3D /bits/ 64 <1497600000>; + opp-peak-kBps =3D <4068000 38707200>; + }; + + opp-1612800000 { + opp-hz =3D /bits/ 64 <1612800000>; + opp-peak-kBps =3D <6220000 43008000>; + }; + + opp-1804800000 { + opp-hz =3D /bits/ 64 <1804800000>; + opp-peak-kBps =3D <7216000 43622400>; + }; + }; + + cpu3_opp_table: opp-table-cpu3 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp-1017600000 { + opp-hz =3D /bits/ 64 <1017600000>; + opp-peak-kBps =3D <2188000 25804800>; + }; + + opp-1190400000 { + opp-hz =3D /bits/ 64 <1190400000>; + opp-peak-kBps =3D <3072000 30105600>; + }; + + opp-1497600000 { + opp-hz =3D /bits/ 64 <1497600000>; + opp-peak-kBps =3D <4068000 38707200>; + }; + + opp-1708800000 { + opp-hz =3D /bits/ 64 <1708800000>; + opp-peak-kBps =3D <6220000 43008000>; + }; + + opp-1900800000 { + opp-hz =3D /bits/ 64 <1900800000>; + opp-peak-kBps =3D <7216000 43622400>; + }; + }; + pmu-a55 { compatible =3D "arm,cortex-a55-pmu"; interrupts =3D ; @@ -1820,6 +1918,33 @@ frame@f42d000 { status =3D "disabled"; }; }; + + epss_l3: interconnect@fd90000 { + compatible =3D "qcom,shikra-epss-l3"; + reg =3D <0x0 0x0fd90000 0x0 0x1000>; + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>; + clock-names =3D "xo", "alternate"; + #interconnect-cells =3D <1>; + }; + + cpufreq_hw: cpufreq@fd91000 { + compatible =3D "qcom,shikra-epss"; + reg =3D <0x0 0x0fd91000 0x0 0x1000>, + <0x0 0x0fd92000 0x0 0x1000>; + reg-names =3D "freq-domain0", + "freq-domain1"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, <&gcc GPLL0>; + clock-names =3D "xo", "alternate"; + + interrupts =3D , + ; + interrupt-names =3D "dcvsh-irq-0", + "dcvsh-irq-1"; + + #freq-domain-cells =3D <1>; + #clock-cells =3D <1>; + }; }; =20 timer { --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0ECB43C454F for ; Sat, 30 May 2026 18:28:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165710; cv=none; b=c9Sy9Xlci8KlQl4PeugE4E77BTxW+qxmqXtD90bZ9LOJ6KA0awgQmd9V0seYmK1BmNh7/UyYQxgmanUJX1KeizVf4onaYfKwtiBzlyWIqrl9b/x5hF2DKyAo0sFfwx85u2zKE26yo9JgFmv/keTzMAQcMKddxhbsVMvbgNS/y2Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165710; c=relaxed/simple; bh=szx38dk7eO7FpCFIXCdeBV79GbDa6G0K3KhI7GR7yMg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XfJfpIxdkPyAiomLTqdKLaBIlQqPrKfNX/EtifIT8vt+Ms+Ylb7zuYCKcLKsbBD0G4HpK+Cmjdji18fgz1F10CmGkVEkukPRDDz+tfMPupn87gKOyTtqpKTNvQqDKCRNTv7HpeKUqV8bIpgJeGrYZ/DM8BA8aM16VQyq331cQrM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=YBNXFwo6; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=OFHIyg55; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="YBNXFwo6"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="OFHIyg55" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UFJ7Bn2368950 for ; Sat, 30 May 2026 18:28:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= D+HCzmgZuzP0sZVwn+sOEAlTZUisDMNqv33YeVPjZVM=; b=YBNXFwo69NQ7hhyT itWqKqjTE3E74niXyVWrZJHbnHE4jQeUUOIUw599BXqXfw2+AoMj/leboxsvgfou UqvUxDFs826UMvOqOlVIR4BofeTtfq9wd2MTI9SAcBht+ewK+6fn0toNIXyMXC2/ Ut4TsOieWkU5zAIp7+YInrEDxZFtg21kuEXbNSLv1je0vSzFdjCupzkgNx9DDt/H xo+nL22wla/8a9ltrKmJlbrvfeRf7HkAb6fJHwOSZb0prSHt5gAh7bon2DTLQzZe /JjVM8R5WZsxFmQqn5cQNqIEEKRMHKVuclkAR08dp5GR3AHLJimInQrsfk06hcKn cHcQAQ== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efs66sjn6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:28 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2c0c32faa62so1257095ad.2 for ; Sat, 30 May 2026 11:28:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165708; x=1780770508; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=D+HCzmgZuzP0sZVwn+sOEAlTZUisDMNqv33YeVPjZVM=; b=OFHIyg55piYopCdpL5kihM9APrW1Qfq1m2U08M4r1YaLxftmBDj+Z4y1TB3L2oackc 3NK6pDR++wQ1tWMJcWSSei9q+c1cVyryzn26/QIu7MI6zLcDCwZ9WvOtC5l+A98GTWJM PO1CukXWQ4OBJW/TuRJAd4tB7AE4g85oh9n4kQOVviW1gFdXdf3qxzvcVfJ1hE66CkE9 FwNxC1kJxHaktD/H5ikj6Tj0w0T9dIDkpjDx5SF+g3MnsAq3/tUFpomxYGG494Ti7gNJ N8kPn/xg4vmQd+SAe5VT2u/wRoieyuycjMUb01Ymw6db0prNg2pjVmPgOjb/zwlDd+2j yBfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165708; x=1780770508; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=D+HCzmgZuzP0sZVwn+sOEAlTZUisDMNqv33YeVPjZVM=; b=REAKdccsyZhgATbqqVATkgh+aLS6EtzQEfNNTJSSnZxU4Zge2D73rVA3nFF7Q6SO3G uGdM2bPS9TyAgMx6mUWpGuRTAgdof715sTc1BKMxYz92Z9maILAztGgFY8KulQe/kvOM aYa9OuFM61zfXbGH9dlkSSFkyFWAj9quwGaFqRVp6Ayirkhmk3gkE7BmVFvb6mq5Qugc j80zFvXATusN5XVH2P8upa6cITw5qTiLgclDjw2CY1NcTzXKNc+UDLoVCc5A1DWSAkuA 63g3ZDQVESz9N93RsFtFDbWzxzOD9w82Fo4Wx5XGLS2i6uhgr5g1k0gV4bSg7068qr8E BZ4Q== X-Forwarded-Encrypted: i=1; AFNElJ+yiAP8JNjqsEBhgPYWsbool1MKMY4i1NarWnsIDJECe0fLXw+UQwmphtFEwskolK8C9JVAiUcx1UoqqEw=@vger.kernel.org X-Gm-Message-State: AOJu0YzFQGw1u6MumeQGpz0feVItTWadFIiEidXusZaNRhFXimT2PQ2N dWyKOXrAoJy1PxGaPG1UQUsP89eKYGJO/ztC9Xl45RKFqYp2HcGuFTIwZaYQ6lz88xsIWzZkfTF y5wji+fq/0E7RPQClhQ91oza9vh2pgIQ1FQWeUf4J3O3Kqif0STsCPgXnwY0qpO/Opow= X-Gm-Gg: Acq92OGv8K6Hiy6rr4tAjFCeYg40TI/RtbEllJ/KpAPHCagLtLWvlo3gAFQDIAluXzi 5ZyFM8L96xPSTBopCQZ8uDjySl40XbMAifwrKPaANNrHjCYeitBxMg1z7X8oeaOXEbYyyHRjqUr Gq7PFHeud0Iq7a+2Q8AyJyz1MN4YCXfjsLOT9WPy0Xezi0dSdXNSUbjuWAOIX/yV7Tn8fuwlHco rluVhYwiD+YxRxi9HUr/vj+lB5gMLlCn2Go2MCTbJylPGZfPTNCRjXFk/t32adsh2ItvawwM7jJ bUcBk8v6lRLuNudCg2ZfOze7BhC+W+92SAEFzJ04/Byz2ymjbziD4rj//cAxijSKJKgYN7Acvo4 8lFqKFFQch7NeOBh5hcedPpf8ZQmsXq/y9vJLUEPMIZ5kUWU= X-Received: by 2002:a17:902:ecca:b0:2bc:f1ef:2e65 with SMTP id d9443c01a7336-2bf367dbbc6mr56498635ad.17.1780165707751; Sat, 30 May 2026 11:28:27 -0700 (PDT) X-Received: by 2002:a17:902:ecca:b0:2bc:f1ef:2e65 with SMTP id d9443c01a7336-2bf367dbbc6mr56498415ad.17.1780165707285; Sat, 30 May 2026 11:28:27 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:26 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:24 +0530 Subject: [PATCH v2 06/10] arm64: dts: qcom: shikra: Add SMP2P nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-6-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Vishnu Santhosh X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=2211; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=5A79pcddnRcu6d01V9L1rukvuSe4x6q+6eyE6jTLb9g=; b=r7bbRuyLvwN1pjchzJaul7Z78pPorFr8QoDVS2AY9Doxsz0i7SAi5DjpHc1SFm4uM539uvC2k 4VRZtRUKUAuCdm8N6xAnXzBVs2q6zK+gLeLPOdJvszvxQYfqbHicGfP X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfXxotsExTmQZ1J INvOgiug5JDmUdKT663nDAwc78fhzveMKYRJt1mQvad2VV8cl8emq42Yqewhb3ANFUjq3/XALGn j8tzLbtYO4s9NBbG4uA7iUYNtNLghGlZfbsn+cX6nOlAXeu5k84GP+cSPJK4ywb4uRVYOMqSuLO ZObhGWYISd+oYq2hEFE7ehQrl4V3ZeVd34Uw9JJmPefC/e2hjnkWLvPAPLXeRxL/j7Wx67/Oc6Y kFCj7LhtLu6IcATYyqSO89O8DEVsnYsb5DerXN8Um9hOFWvJWC6jLfMOqFUYMomxtGDR1WWrcQ0 GhwUPSV9HnwyqsrOXVMHyy9iH655u9rqwyuLXg8si2MmqBCepfrwFe8n/2mM0ddcdEj8PVgeNH0 yiQ6YCbLP8Dg3vp0hfn5EiOpZS609l1fZJXltjc6FJcD9qVDCGalWhWB1SoDTIDePFKYp2BQ5r3 q0JL+3Z8rj8hsMQYEug== X-Authority-Analysis: v=2.4 cv=X8di7mTe c=1 sm=1 tr=0 ts=6a1b2c4c cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=EkeGX7dVun7IgMBPpHMA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-ORIG-GUID: oBjA_pwWQ58HGcK4M3rSact1jC-H3mEK X-Proofpoint-GUID: oBjA_pwWQ58HGcK4M3rSact1jC-H3mEK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 lowpriorityscore=0 phishscore=0 impostorscore=0 priorityscore=1501 bulkscore=0 adultscore=0 malwarescore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Vishnu Santhosh Add SMP2P nodes for the cdsp, modem and lmcu subsystems to enable inter-processor signalling for remoteproc state management. Signed-off-by: Vishnu Santhosh Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 69 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 69 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 6c0cfd73cb70..10a6e9f3b5a2 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -413,6 +413,75 @@ lmcu_dtb_mem: lmcu-dtb@b4702000 { }; }; =20 + smp2p-cdsp { + compatible =3D "qcom,smp2p"; + qcom,smem =3D <94>, <432>; + + interrupts =3D ; + + mboxes =3D <&apcs_glb 6>; + + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <5>; + + cdsp_smp2p_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + cdsp_smp2p_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-lmcu { + compatible =3D "qcom,smp2p"; + qcom,smem =3D <617>, <616>; + + interrupts =3D ; + + mboxes =3D <&apcs_glb 10>; + + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <26>; + + lmcu_smp2p_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + lmcu_smp2p_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + + smp2p-mpss { + compatible =3D "qcom,smp2p"; + qcom,smem =3D <435>, <428>; + + interrupts =3D ; + + mboxes =3D <&apcs_glb 14>; + + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <1>; + + modem_smp2p_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + modem_smp2p_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + soc: soc@0 { compatible =3D "simple-bus"; =20 --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C7303C3C06 for ; Sat, 30 May 2026 18:28:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165715; cv=none; b=FeZxU+NFunO3guyvuiB9dW+x6/+UtA+1LOFKpiVT+L4r0ZlA0GqhkNJNGTFew76BRLxwmfIKIntXSSEXENLGlWlOQaZ40/3McORqhwm20YCFe1MuzNzt0wIdo47j7jEmm26Ps8ZH2iaTTtWICpVhckhXVb7Y1kVQLWIWdJY/nW8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165715; c=relaxed/simple; bh=oss1AbFlJjJbPFMAGAr7Uw+fsc5hDCEahi8e9MXUcUM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=R1/7/nmjDjPuX+8ckkvSnmM4mZpkO13St15FgB7JUZS61FBg2SnwxabApdz94nisAXBmSowYgUbeYwmeNUxfPnSHsPHr4bkO+yh4200bLmv++7B4pLxyNk0FY3BCLbAlUuKmErNygT5vv3XzcUYPtPt5bxKGZDu2uD1qmXsG2JU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=RkdSD2tq; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=BsCwnpI3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="RkdSD2tq"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="BsCwnpI3" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UEP5w03355313 for ; Sat, 30 May 2026 18:28:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= bH+gIPsCKk/nJTFnyZErSz7Q6U91uzeLCAr7o+pT6dw=; b=RkdSD2tqGpV7b5Pl o6cKqdJG+urywZMAVXFPFf0afLHmvqKNVg4T8ljunsS820TSZNvNoAciOjX77S1Z vULSOCgVJ+eBUBLOe0n4zHuYLzVNDfJZlzKMiMPBk0/MEu5MD0MLuq2lUCGbr5nd 4uIeLXnA4NL0dop79zsqR4tg9am9g91dDkEbPRDQ8n9/gIt98EjLnN6LAB8rP2NW VLPEDsNVtsO+xKmPh/oAxbk9xfWkH6npnldT3Xym8eAyNGnaYnPJ6hb6e5x2xkSp sfl9DNUA8FkMRBSOtAdiiVGcRgaKFm2cZMtx4H4CpmcgZ8W8UnsBs1uLrVN+17rK zw64Zw== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efs2h9jp4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:33 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2c0c3315d31so660575ad.3 for ; Sat, 30 May 2026 11:28:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165713; x=1780770513; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=bH+gIPsCKk/nJTFnyZErSz7Q6U91uzeLCAr7o+pT6dw=; b=BsCwnpI3kMdC4C6YRjAtQYS65er0/3omQDR40hrLsJoa0OhJ7ShQNQJ7kfhZbZgxRa bip5FIiZYCOo1JtSADhtUt1fx/jJQrLPChiGmFbfznRtPVCohAWYblLVFvxxmJA0q8pL 6Cj1UqKE2XUxT8zMPKxEBsY5BdCbw8ju9Bf2f2xTDkksSwjCMLJimA0chKzNLnATK60G iaQ4/dn5hpl6IzbEAwThM7XfQzpYaeJNfajmm74ZCA5nnbkA67oJ2RMQmP7sb3iX/ObI 1Y6fusYhMlmyN0UN+B5FRfYW/ZevrRYadDE3KJ1tgD3Qf8U1jqBVQwWI+EOHOScfVhdM Io6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165713; x=1780770513; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=bH+gIPsCKk/nJTFnyZErSz7Q6U91uzeLCAr7o+pT6dw=; b=EkoB85kDW8GOqt6LywoEAWIHZT/r8qOl5jD5rkmHqUHIXIRGEYvk7ES4wwWbGCTjKW Zl4qRdnFUfAOiho/V8C/h44zXVx6aFOtRRHnPC/pVIJsmsrRbyLCRhFV1lz2RGcGXGI5 34JkqU/A4LMMZbGBdnEU0cDpbyyt61qImjWn9EytvCO03j9FP2Uoo8MCP+u7g4nwl52N Fc7UQQuCu0k0zO/A2bSVcw+zeoJ33IZXiYpz1DyoIeRjPqc3ZM3zR5kVhBZQRLK8VvLD PLHOnk+wmOLYZNzXCzkEMYNgL3g62FcReDsbSw0gyzf2uLeGlZAHqUUl1U66n4F52ZaZ PO6w== X-Forwarded-Encrypted: i=1; AFNElJ98KYbiC5ITt0gQ4sFm3gRFI+3keKAGJMD7vPw/MtEL7c2/F0po2rtEhvhGqTx48X48nkM2S8lGDC9/uWA=@vger.kernel.org X-Gm-Message-State: AOJu0YzzrMrSEJzfVMOlqcfTHZiUFkgLtJMScmnopQxB+6HiesM+dk0e EaN6Zuib18BU2n956um0xlqYYFTWMD9NXhpBySPP0ki2u0flqIE6eToqSSeiA3xQFzv0Dxaz1FU DFDUvlrgpe/x/Ny6HNCTO62XRKkRFkGZbvtS8tW833n4EbATmTFGC1qKntfbp6XGyphQ= X-Gm-Gg: Acq92OEaTLTEGxh25xFlO8Ie4tjRqsdFfmuuoRqiePyJAtQ1Gxl03XLvasIgW+zwxGm ftmXgdNi2IHIejbwpGXtZzl97bYFcdHD7xvN8S/kCyWQKMfig2EPHUibqbO1iuJatxlyRLCiCEs AXByu3U5pUvVF65L1TE32z2rAFNo6lSrjzqdL2nEJEX4UZEAyT0BfKpkMP8XFZ2GyX2KSbj/FwQ eC+yJzKP5BzhcHhMe9q9HLSXk1Vyd1Xjz4lQ6RE5e9Ez0E0bQW60fNZ7HxkQV8C6kuPJCHyBl9l Y/v30vyfg7mhMuGMDg1cFdk6J/WVvIdIlfG5+OVhjprD44D/EzGI0oVu+j8sUceEnVjn9cryCrD bJ84QLIAYWft/yWNzdnuHeN9f8mXkz3AVuOalQHlrSH/6Hxc= X-Received: by 2002:a17:903:2f85:b0:2be:3626:dd49 with SMTP id d9443c01a7336-2bf367938eemr52641465ad.8.1780165713237; Sat, 30 May 2026 11:28:33 -0700 (PDT) X-Received: by 2002:a17:903:2f85:b0:2be:3626:dd49 with SMTP id d9443c01a7336-2bf367938eemr52641295ad.8.1780165712739; Sat, 30 May 2026 11:28:32 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:31 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:25 +0530 Subject: [PATCH v2 07/10] arm64: dts: qcom: shikra: Add CDSP, LPAICP, MPSS remoteproc PAS nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-7-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Bibek Kumar Patro X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=5225; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=1fh1aHI11+QB91jAsPzkCHohWd1ShL+ruDzWZEwaklY=; b=jkexY4H/VhsA0FT/YAUnimWweeds4hhgaM+7ZPRYNmmJyJ46fWpb/M8dupPhcFAMGyxrMt1hb U3+Osf2QNkBCNSrZDihs6WpptjZlX9hmD8hK+FTUR48CwZMktCpOG5q X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfXwR7U9N5WGdEw 09iD8XQqCmqT7uou9v6IPCv1kGIopHbddF8nBP5Z16+YVzSNz7IIdEBJkbiujf2IO8A1euHUeQt kblSdMuMl3L/S1HPpqvISymzzUzge+CnmCOT6oiNEq6RVaBRWxlyQnA29bDdrzHVFQS1po3Nby6 yhint3CsdYSm268QUyTWks2PAmQprxOCjJw5g1TRsJOk+7JP738HEKpHnn9lfM/7LmD+Y6EhTzN o1VvoPD5UqlxQgXhaErtKFyhO34QSGpC1r+wXDIeZE2NRao+e0wc3MIiIVYRo3fJxtXtoW0g2P9 TY+IWpBW/J3qU8OjETbtjO0Gn4OGv2ZTGDSxEiO3mViL0j0WJnpvxmY35Lz6l/Hhp23Oc3EvC1K 8AxxFYQtDufpTmYrNvUZjXKeoBV0+Y+EHYP4vEtdGJljcv3JxG5Jv/h8X+/uSCTBFFC2TyFAFYR xkBsGvxvzr/xRjD4uTA== X-Proofpoint-ORIG-GUID: baZ-0qkfnptxoPm-4f3-9WihcRKaPTEy X-Proofpoint-GUID: baZ-0qkfnptxoPm-4f3-9WihcRKaPTEy X-Authority-Analysis: v=2.4 cv=UIvt2ify c=1 sm=1 tr=0 ts=6a1b2c51 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=PL06LPxOd80rETEQ2XQA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 bulkscore=0 clxscore=1015 lowpriorityscore=0 impostorscore=0 adultscore=0 malwarescore=0 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Bibek Kumar Patro Add nodes for remoteproc PAS loader for CDSP, LPAICP, MPSS subsystem. Signed-off-by: Bibek Kumar Patro Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 164 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 164 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 10a6e9f3b5a2..eaed7c53d4cb 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -1798,6 +1798,170 @@ &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, }; }; =20 + remoteproc_mpss: remoteproc@6080000 { + compatible =3D "qcom,shikra-mpss-pas"; + reg =3D <0x0 0x06080000 0x0 0x100>; + + interrupts-extended =3D <&intc GIC_SPI 307 IRQ_TYPE_EDGE_RISING 0>, + <&modem_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 3 IRQ_TYPE_EDGE_RISING>, + <&modem_smp2p_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "xo"; + + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + + power-domains =3D <&rpmpd RPMHPD_CX>; + + memory-region =3D <&mpss_wlan_mem>; + + qcom,smem-states =3D <&modem_smp2p_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts =3D ; + mboxes =3D <&apcs_glb 12>; + qcom,remote-pid =3D <1>; + label =3D "mpss"; + }; + }; + + remoteproc_cdsp: remoteproc@b300000 { + compatible =3D "qcom,shikra-cdsp-pas"; + reg =3D <0x0 0x0b300000 0x0 0x100000>; + + interrupts-extended =3D <&intc GIC_SPI 265 IRQ_TYPE_EDGE_RISING 0>, + <&cdsp_smp2p_in 0 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 1 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 2 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 3 IRQ_TYPE_EDGE_RISING>, + <&cdsp_smp2p_in 7 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack", + "shutdown-ack"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "xo"; + + interconnects =3D <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + + power-domains =3D <&rpmpd RPMHPD_CX>; + + memory-region =3D <&cdsp_mem>; + + qcom,smem-states =3D <&cdsp_smp2p_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts =3D ; + mboxes =3D <&apcs_glb 4>; + qcom,remote-pid =3D <5>; + label =3D "cdsp"; + + fastrpc { + compatible =3D "qcom,fastrpc"; + #address-cells =3D <1>; + #size-cells =3D <0>; + label =3D "cdsp"; + qcom,glink-channels =3D "fastrpcglink-apps-dsp"; + + compute-cb@1 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <1>; + iommus =3D <&apps_smmu 0x0201 0x0000>; + }; + + compute-cb@2 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <2>; + iommus =3D <&apps_smmu 0x0202 0x0000>; + }; + + compute-cb@3 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <3>; + iommus =3D <&apps_smmu 0x0203 0x0000>; + }; + + compute-cb@4 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <4>; + iommus =3D <&apps_smmu 0x0204 0x0000>; + }; + + compute-cb@5 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <5>; + iommus =3D <&apps_smmu 0x0205 0x0000>; + }; + + compute-cb@6 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <6>; + iommus =3D <&apps_smmu 0x0206 0x0000>; + }; + + compute-cb@9 { + compatible =3D "qcom,fastrpc-compute-cb"; + reg =3D <9>; + iommus =3D <&apps_smmu 0x0209 0x0000>; + }; + }; + }; + }; + + remoteproc_lpaicp: remoteproc@b800000 { + compatible =3D "qcom,shikra-lpaicp-pas"; + reg =3D <0x0 0x0b800000 0x0 0x200000>; + + interrupts-extended =3D <&intc GIC_SPI 257 IRQ_TYPE_EDGE_RISING 0>, + <&lmcu_smp2p_in 0 IRQ_TYPE_NONE>, + <&lmcu_smp2p_in 1 IRQ_TYPE_NONE>, + <&lmcu_smp2p_in 2 IRQ_TYPE_NONE>, + <&lmcu_smp2p_in 3 IRQ_TYPE_NONE>; + + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack"; + + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "xo"; + + memory-region =3D <&lmcu_mem &lmcu_dtb_mem>; + + qcom,smem-states =3D <&lmcu_smp2p_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts =3D ; + mboxes =3D <&apcs_glb 9>; + qcom,remote-pid =3D <26>; + label =3D "lpaicp"; + }; + }; + sram@c11e000 { compatible =3D "qcom,shikra-imem", "mmio-sram"; reg =3D <0x0 0x0c11e000 0x0 0x1000>; --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 31CED3C343D for ; Sat, 30 May 2026 18:28:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165721; cv=none; b=JRx7qJ8BPcUcS+wsN7pxsy0e6pasVFlKor9qFT/L3WqMkZwvyPdPMkHjmUruAqxAoMd5VoFoD29FqEHQlroFOmT9hdUuL5gw4lQMJL8IoznoN+RFWaIiq2/t0+IZn5jwy0Fvgjqd82aBZDuUODfvLj9sv1dcTGGOrH1LdE/qNy8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165721; c=relaxed/simple; bh=O0ITinEiBDoqyNtfUbyM/puvl4+BRtjPN1CGKUba4DA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rF2UUCAyWPfsPWY6d1f8DNKW47prdqOyzVAxyLwUp/ybrwLLS/1Xd7ULvGSGSMNMVvDLUTR2f3lYbr5yw277W1rVoMQp1n010dtbPo7BgdXZPrIiH7A7yLb5j2t2/jFVuwCw8T3cbcLDOoqU6oWSPFMlAhGWW/ZthFDv6p5I2os= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dHgIef0q; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MPRsA6js; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dHgIef0q"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MPRsA6js" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UEOfYt3280510 for ; Sat, 30 May 2026 18:28:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= gl6RrGCb/bv32859x3E1VYQ4SH2J4WZy2L+TCOfEc9g=; b=dHgIef0qJ0ao9xb2 I8wRr9pKXlFy/pwzyoWOt0Wg8YEi3RROYYxN69szm0eEgLsYTlrnZYNla7UOOuB2 Dv+6JywuMacAR8/jnx73/EG1SrPebVeqWg3jC4FfyYDLcpLavfly2EROb8/6sKrB mODw8lEhBzU1pyvQB2Nrk4cQfjka5H4jSDfqinGRIW1EdK18fHCsBnjP9yMZrFzp JNznWyN2AYFYE044+ME0cUe9u+4DAT0ztXoDFggYQHy6LkaWT+3Hro0JbtBKkPo6 wwtl4BQfijbEV9Z54QLzWFF+PryWzp54vUna+GfyhOudnS1an1v+HDZrFs5yLvL+ Yg0H4Q== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efq7f9tv6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:39 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2c0c1e08848so831295ad.0 for ; Sat, 30 May 2026 11:28:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165718; x=1780770518; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=gl6RrGCb/bv32859x3E1VYQ4SH2J4WZy2L+TCOfEc9g=; b=MPRsA6jsJwN7ezEg1C9rMUesoewPRg1kBUnKaRaSgPM9+GU+6rUafFj1M3tZXBoMfC 58roQ/+uJBwBF88Slj7xKsiJOvkJdyILywaL0k371KXs5weXlAii9rkAAi3XrKXYkmnA yH5UMIrYOirlmJ5knzdULYT7jB9HxpbHL4Uf6u5dKS9E9oG6dibY8AJ+dUPTnLQGu+vc eVstQsBGv26qaoWyf0aTKXMRTd4o3QW8V0hKZufjeZcBkhwIDvejrZZO9kmHdJq0Cntn vMMbNkPa4Deqmhh4D7yRaXFk/yFcAEZ6cC/WXcWpZlDAY9pDdohKLs5kVZ/SH19XaQF1 CCtw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165718; x=1780770518; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=gl6RrGCb/bv32859x3E1VYQ4SH2J4WZy2L+TCOfEc9g=; b=ENjCf7Y8DqLP9xu01c6acMeI4epa7QKjcmSHX2D65tGxE3T08z0C9Zb0a/7KqNXA9r nb92nj5JWfheWxn4UwXwC7+maP4Eg+/fmOHkvOY13+iM7cfVa6/mVCYnlWtemAFyGK+k 4wfsd0M32LnmkEEbByEiTucaTQkiaZg1T1hp4RxfC0E+o8dlkyJIFbZkqoawxMUPcoGN lYmGKFVCJcx0oncV/X7D4YH6vIHegNKp907EwZgMhJhGpjlSKmUxktXHQ27seh9FUKCh MxLNfxaIl1azRxNm5t9WTNaecQ0P6XZv9/Wy8H8nsdimiMR5lALW/JVZdWeO129jELXz LY7Q== X-Forwarded-Encrypted: i=1; AFNElJ8/RXpEWfwG++5Qzx5tdbs5c/4TKQ+je4i/jOsoSXQud0OLJjWN//eMXf2Lnf9A62Ex0TjhKstfYjEJSEg=@vger.kernel.org X-Gm-Message-State: AOJu0YyCYoky6SzgrJdqkX4Xbhjnwbm1Y7Rfr/t486kfjZ+uQCf1wLOw g/7g5eUL6BQ1fme1PKPlcleNRDnnGaurnK3EwLBy5zNEcIvgVyJWl0G5bodspbCcdoynHgZ3EOT R0CEjvx8a/S0V1TXK6FQarzRuSkJxJ4fP/BAmuAcYQ36aFubNNFM73YnJSzz+sCIEmBo= X-Gm-Gg: Acq92OEnSFqv3AVG0OsfFKchrO0EmKfJRmrZWLHUgORC35teOLB+KFB3sTlb9Q4lmc6 4smmU04zfMkd5Zj2fNSyYi5OXRoGxPXQKgVQd9vMOeaZplhE17Bgi3IJ7274l+9daW3n3GuYaST V0jyYvOUWw8YXK6AUpu06YSNwbu13m/HDptp+OO3JLrnyMEmkA5TKfIoyhxo56WMKo5dAAGHkgM ntcnaDqaiwtafHaglz5UvAilZiqU+oHYKr1QDdK0ImwjJBQInzg/uKjqiEFIhOlgfEfYjhyerIJ eAaRnAVqg4nEj8InhYH8sa1jgZnF17QzlgX/aTl+M63ZAMMIkBCoaV7piK+IEcy3qFmx3gcz7I/ J86URt5+LiBPWaSV3Ls4gONEr4YiX4opcAR1pcZKDr5RGHvI= X-Received: by 2002:a17:903:380d:b0:2bf:343e:731c with SMTP id d9443c01a7336-2bf367c0d68mr55836515ad.10.1780165718232; Sat, 30 May 2026 11:28:38 -0700 (PDT) X-Received: by 2002:a17:903:380d:b0:2bf:343e:731c with SMTP id d9443c01a7336-2bf367c0d68mr55836275ad.10.1780165717752; Sat, 30 May 2026 11:28:37 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:37 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:26 +0530 Subject: [PATCH v2 08/10] arm64: dts: qcom: shikra: Enable CDSP, LPAICP and MPSS on EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-8-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Bibek Kumar Patro X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=2571; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=jZ5sk6mDCOuUmvLcAvbMml5Kmz0BhTO2YLQnfm6VPW0=; b=PbFIyNvoBdBIOscCpaSJwnHPwIZ7/VErt4P/TvuWXAVL7yjduiICUyX9woCSpVGUs4zKGSRoQ wUI9WC+gqh1DxR94QUJTAmiiTmY9BbNN8XmtiEtKX7/M7550LwbHgQp X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-ORIG-GUID: 8QUMPweColK5MH9VGt5aTGiBJcJ19WFE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfXzOZ0TN057ZMB ZBd1te40m4BZ8uXbRsmPt4nR78BSbPS9hu/lKnOMxsxfEJpcZUc9MxuBrs5in2C7L0HsUoWP/ma bUAsurrkX0CTkSMBCSN6u/N59gtwehzq2OWJ+kRrOtE1uYRFhoBtYCvErRTRPyoXrq7mQZeYLoi DxwWpJi6eiPYXGthd8TwdnIEZ1VoPtpbgnXDwOjkd2GOD7BBJmVLYm/ZEw+4b2YbmLJkqsp2Y0I neCkk7IJNCQ8mwVWNEA7uiGyVsuxsXqXoBpjp+C+KH4q9Ws1y0CXieDzwq5WkiuPivUrO4uWodY W79x1RI+kpJR0iG0XF7kvtol6vilPjIiUJXr4W4Xe03nGoUJgw6WXg9pkz+O/+mnc8iGtplYBnq fxFaYfI4M+dYJSL1JrKd3LOVsW/RxHpolQnl5Y7UXuP1hbcmjD/FKeigXrO9uOb9oDTOfTGS8lH Q+uO2lPiG+fTcJcws/w== X-Proofpoint-GUID: 8QUMPweColK5MH9VGt5aTGiBJcJ19WFE X-Authority-Analysis: v=2.4 cv=XqzK/1F9 c=1 sm=1 tr=0 ts=6a1b2c57 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=nu3v8zf0uA-Bo5sjUnsA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 adultscore=0 clxscore=1015 phishscore=0 impostorscore=0 lowpriorityscore=0 priorityscore=1501 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Bibek Kumar Patro Enable CDSP, LPAICP and MPSS for Qualcomm's Shikra CQM, CQS and IQS EVK board. Signed-off-by: Bibek Kumar Patro Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 19 +++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 19 +++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 19 +++++++++++++++++++ 3 files changed, 57 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts index 0a52ab9b7a4c..b112b21b1d79 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -23,6 +23,25 @@ chosen { }; }; =20 +&remoteproc_cdsp { + firmware-name =3D "qcom/shikra/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_lpaicp { + firmware-name =3D "qcom/shikra/lpaicp.mbn", + "qcom/shikra/lpaicp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/shikra/cqm/qdsp6sw.mbn"; + + status =3D "okay"; +}; + &sdhc_1 { vmmc-supply =3D <&pm4125_l20>; vqmmc-supply =3D <&pm4125_l14>; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts index b3f19a64d7ae..e62ba5aef71f 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -23,6 +23,25 @@ chosen { }; }; =20 +&remoteproc_cdsp { + firmware-name =3D "qcom/shikra/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_lpaicp { + firmware-name =3D "qcom/shikra/lpaicp.mbn", + "qcom/shikra/lpaicp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/shikra/cqs/qdsp6sw.mbn"; + + status =3D "okay"; +}; + &sdhc_1 { vmmc-supply =3D <&pm4125_l20>; vqmmc-supply =3D <&pm4125_l14>; diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts index 3003a47bd759..727809430fd1 100644 --- a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -23,6 +23,25 @@ chosen { }; }; =20 +&remoteproc_cdsp { + firmware-name =3D "qcom/shikra/cdsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_lpaicp { + firmware-name =3D "qcom/shikra/lpaicp.mbn", + "qcom/shikra/lpaicp_dtb.mbn"; + + status =3D "okay"; +}; + +&remoteproc_mpss { + firmware-name =3D "qcom/shikra/cqs/qdsp6sw.mbn"; + + status =3D "okay"; +}; + &sdhc_1 { vmmc-supply =3D <&pm8150_l17>; vqmmc-supply =3D <&pm8150_s4>; --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 731143CB2EF for ; Sat, 30 May 2026 18:28:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165725; cv=none; b=plq54jr7kbzTzomQ/7xjpHCnLoaMyhd6y6k/rcKVkXKWnDSYZo90r/57iYdlXQKWPQossya4JxHlczfx/0vQT6n9AN7BtjZfQLBgk04BT4kKpmiWwNfKZ5QH4XvFidREGAIvAokOhVhSBVawskK8poW9DBl9HE01jJQSNMBRjGg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165725; c=relaxed/simple; bh=o3A84TMZexBM1pwDxo3Kw7jFeLhMLOycNMF3Z9OKaP4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZvvDQ5ZWlcvZA8EGiaK7I/NCnoDCHnZbaCJ/X5cB2DvDXlkIKpS8MiiCpagpKuliumXDwHBrAwpu++0NoMt3MltLLmWS8BS6TjucipdcjIETnL1e8nqXX9BfsX0EplGwSe3K499bzVeqXn1PQrRJ/N9QkK3jO5FYSmVuj2ohBxk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=mMCLFRZk; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=hB7IOxio; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="mMCLFRZk"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="hB7IOxio" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UEOTZC211178 for ; Sat, 30 May 2026 18:28:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= OOYi9IefuNlSV+Wu7JhS4ObVYHQlqpLnbN4ZIuehJxQ=; b=mMCLFRZkPDoVRWl2 ch2Ig/UBatS3UDit5h1izHVU+XSBrZtGr7ZjCCFG6g2UhatbbmLLJBfwvzSzvU3Y L+u5BnfU4CpsQrQHuPt6Y+OD/NlwCl3ALSQfv8xeDQpP2xqIZAua9kaJ0NdBm4Il CcMoEtguWd2ixflz0gJ+zWoN6/zJoQ4yMPJ4S0DQ7m4OmmfhpEgJ51JTuFpolmhg koudjlx0fWlAxzYo0OPGbQodE4Tpd+pEkyFcLwSnP5w9tIQD7TdjMzpJwJBtBFyJ 9+XihNHCyZNuckDs0+tIc8/3CtlgkUAAtyikalSJul3rP3Dvm54pNRnnHfBfqHTt ECbq6w== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efrnc9nm6-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:43 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2c0bf6904a6so2109345ad.1 for ; Sat, 30 May 2026 11:28:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165723; x=1780770523; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=OOYi9IefuNlSV+Wu7JhS4ObVYHQlqpLnbN4ZIuehJxQ=; b=hB7IOxiozy2choIbNOws9c8W+pDP3qDiYPKcUcpuI60/sG6SUHYdMXk2rtHK9jYu3F gcsYDgz9Bt/CCk22yFHWDzPGfeLztQVnmasfy42T+QP2W7uLRRE6EmAuGAMggoXJu0V8 wAicndetrSUVnJ9gepm3xTnkHi02wY/U/XRQA5edxPkJ94Nh9h6J6GkvDmqCrJgjiKTp 9DJZJcOKoQ+Q8gJdFjSslMLFflA0VMu50f4O4F+TngmHbKNGEIV0RDzMKAuFvoXLhFMF QA3pLOsolXJGPQj953xe733x9DXtNnzsyuE+kc1j1WdF6+wvXeq8dP2Iz4yAfNWQeVZ+ A6jw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165723; x=1780770523; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=OOYi9IefuNlSV+Wu7JhS4ObVYHQlqpLnbN4ZIuehJxQ=; b=jN8vwsjOVZ7agg2mvTQU0FlqGyQ0UgpxbMYMbsvr1V+N32vhGWLWLoloD2txeTTGB9 VxoVGuTwUn//IxY88s4qvkL6huSMZm74nAHx45k0oTM7sE7lYDHj8AEe1O+19IQskq3F bLNxQhSvOOeVfaxn7cHatyHig12ThOg5W+2TtqV5/Q6hxKZTYGaCyeggBAxD6/rbBoz4 kD7iz8Erumaqpa5t4tl+kCtAHIgplG6V2ITzW3Rmcn3NHvBtJ+SQlJU5vV6QJ7PMzIuA hcjpUsTTP+9abY3/OpTiKonuTsdMwY3ko1xNxevdk35ypBDcf/hQ0145m578181S0jJk 6hkw== X-Forwarded-Encrypted: i=1; AFNElJ/dveXh6+xWlCJdMBD1PIwHq8Cm0o4yXJs/gGtRx32Vtqyoz7WTTUyjV700mD50Xj8uZ5vHTjGIhlvPI0k=@vger.kernel.org X-Gm-Message-State: AOJu0YzoDWu3EiNK2IVwV0WcxcdUfAdlzNhR9gF1rfwNQ4J6BkWko/ss gxPzDWKK2p83U9zNk5ITgAIugCMwbh3NrGB0OoocA68td+TBjaLkB/8YM20AFIFdcjLWRMAJdjk 6w4a/YTf2cFCTgDfOuxWWocsvrNLislyJkfK4uU2g04JngVv8iCBswmAMi8h0cpDndVQ= X-Gm-Gg: Acq92OGkITzXNIoX/iX6loRFUhn9OWIPyUetruUec+EQPUKpfUd995tHnGRvSpbhi/z FMy+d+1RDi58QZHUtB/OUcQVHZmVctbK+LACLY4QhV3l3PIQhr+A9479BCNzrbFkUYHmbYmLFHM c61Nb/enKR0iC4n/YPBNqbtVNh3OoRpFTRZmxaAMayAlHIVJXs0TgIuiiKXuTMD5soScAWu52vF KGb6f4AvlZW024RsNFaRxnPqn4slVdyoW14vmrKtOVfsYcF/E4j4Ehqr6Mh8hsjvnjsCHVvIFR9 qpxx1fseIql7TV27QlhVKNimWKOyqnFD+PnQRcXk34kdCK2L5Yq8UQikNpWFiKGrb7mQHvY+T9o +9vxr61tztiqDYG3PP9IjtHMfEyF/rJbcE5nRyv2LQJ5z4Gw= X-Received: by 2002:a17:903:1b4d:b0:2bf:2015:5b93 with SMTP id d9443c01a7336-2bf367d9879mr60480905ad.11.1780165723218; Sat, 30 May 2026 11:28:43 -0700 (PDT) X-Received: by 2002:a17:903:1b4d:b0:2bf:2015:5b93 with SMTP id d9443c01a7336-2bf367d9879mr60480695ad.11.1780165722725; Sat, 30 May 2026 11:28:42 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:42 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:27 +0530 Subject: [PATCH v2 09/10] arm64: dts: qcom: shikra: Enable TSENS and thermal zones Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-9-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Gaurav Kohli X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=6253; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=Ojqo87uQxTupglYyK4apEMvmRbEsINf/dsrmTKrIdHk=; b=zr4W3m1eSpjcPP4etV3b4+H92DICqQDDEu0Ly3X0o2UHpM7IgQ8FO7ZEobVVbgWszXclqvfMa JoejMlECx83A+JWNXCIFzy+Y1G2bwgaVoykQvPDK/2WoiG+IsdlihCW X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: 1UKyOTnqqOgdQgTzjBVm_0azvYdS4VvE X-Proofpoint-ORIG-GUID: 1UKyOTnqqOgdQgTzjBVm_0azvYdS4VvE X-Authority-Analysis: v=2.4 cv=FcIHAp+6 c=1 sm=1 tr=0 ts=6a1b2c5b cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=RA8m1HTphegElRrk3pgA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfXy5aDHtdjSOA1 qJ81mZBHibuUMuE17DSrDuxje67YSNZDMe4gGnZXKHSMrYv+6V7QLL7g7CW6Vmc4lgRhjQz4WwH Y1EEPn0hbLJva9FhUkNFTRnFYx3vyqaR4ibKxXFiXDpRe3wSn+MKYP3iR3Ohi0/LDSBPcwaHdoM 7D56yVmcUCI2uniC5vAbzgiCTn4vk5TWcwa6voQY1p6spFIr0MO15h05Cmi0LGay31VaeOrrtQR wdUv+KWautLXSmxj0sOQRN2l4Z8U7dc9CYdhA+qMpNM/Rd6gx/16jgieKxNdxA+qCzhU21r+cV+ UlaFf5P8pkAw7RwS5jo0aBWTOSjhtnXuzSNsEuBAPMzyKpOsZrmzEH1zt4CMijEAcOCqIDznXje yVa7tlC6KxHMrQ7+nT5vc9RhhIZ+SIIqMmAg+9ztLXU0BeyYYEF+Ur/9R0o98VsN23SHby3qM7f mnUV5fEZG5DUFx/Fp3g== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 clxscore=1015 impostorscore=0 adultscore=0 spamscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 From: Gaurav Kohli The shikra includes one TSENS instance, with a total of 14 thermal sensors distributed across various locations on the SoC. The TSENS max/reset threshold is configured to 120=C2=B0C in the hardware. Enable all TSENS instances, and define the thermal zones with a hot trip at 110=C2=B0C and critical trip at 115=C2=B0C. Signed-off-by: Gaurav Kohli Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 267 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 267 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index eaed7c53d4cb..37e4ec799976 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -12,6 +12,7 @@ #include #include #include +#include =20 / { interrupt-parent =3D <&intc>; @@ -983,6 +984,18 @@ spmi_bus: spmi@1c40000 { qcom,ee =3D <0>; }; =20 + tsens0: thermal-sensor@4411000 { + compatible =3D "qcom,shikra-tsens", "qcom,tsens-v2"; + reg =3D <0x0 0x04411000 0x0 0x1000>, + <0x0 0x04410000 0x0 0x1000>; + interrupts =3D , + ; + interrupt-names =3D "uplow", + "critical"; + #qcom,sensors =3D <14>; + #thermal-sensor-cells =3D <1>; + }; + rpm_msg_ram: sram@45f0000 { compatible =3D "qcom,rpm-msg-ram", "mmio-sram"; reg =3D <0x0 0x045f0000 0x0 0x7000>; @@ -2180,6 +2193,260 @@ cpufreq_hw: cpufreq@fd91000 { }; }; =20 + thermal_zones: thermal-zones { + aoss0-thermal { + thermal-sensors =3D <&tsens0 0>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + aoss0-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-0-thermal { + thermal-sensors =3D <&tsens0 1>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu00-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-1-thermal { + thermal-sensors =3D <&tsens0 2>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu01-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-0-thermal { + thermal-sensors =3D <&tsens0 3>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu10-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-1-1-thermal { + thermal-sensors =3D <&tsens0 4>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu11-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpuss0-thermal { + thermal-sensors =3D <&tsens0 5>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpuss0-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + gpuss-thermal { + thermal-sensors =3D <&tsens0 6>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + gpuss-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + nsp-thermal { + thermal-sensors =3D <&tsens0 7>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + nsp-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss0-thermal { + thermal-sensors =3D <&tsens0 8>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss0-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + mdmss1-thermal { + thermal-sensors =3D <&tsens0 9>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + mdmss1-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + camera-thermal { + thermal-sensors =3D <&tsens0 10>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + camera-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + video-thermal { + thermal-sensors =3D <&tsens0 11>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + video-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpu-0-2-thermal { + thermal-sensors =3D <&tsens0 12>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpu02-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + + cpuss1-thermal { + thermal-sensors =3D <&tsens0 13>; + + trips { + trip-point0 { + temperature =3D <110000>; + hysteresis =3D <5000>; + type =3D "hot"; + }; + + cpuss1-critical { + temperature =3D <115000>; + hysteresis =3D <0>; + type =3D "critical"; + }; + }; + }; + }; + timer { compatible =3D "arm,armv8-timer"; =20 --=20 2.34.1 From nobody Mon Jun 8 08:36:47 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC1183CF660 for ; Sat, 30 May 2026 18:28:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165731; cv=none; b=Q25MRaiNyeVJMD48N/mXWI5nZU1hCeUr/BIZZkcYVOH6KLcEzV5oUdH0IQ6ALPDWTElOZPq6YSscljQXPqoevfEPO5s+G3CkpjaK2xOEhoXzsOJThFjBbwLtJZvDHJ1mUYEfunDfcFF3gbLxw8vglCHFPrCaD2SgRdLqd3Qy3vA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780165731; c=relaxed/simple; bh=NQKSEG4TFwIgghFw3/HPLhZFDgnqaB+NAFGZeq8gBAA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pHa6PaiuENveSZs29P9DQWX8sdniB4ue6D34u+4MPJYQZrFMTUrgmW4y3bAaeVSREoJDHV7Y7VxiFPxZWEJDRuHf9NOO0LUKl/TloS/+6P3KbaKWsO42+9+veNomDgsK8GqgovhB7+V2+jq+dOaAS3VyPkKRunvEQnFPGnyuBB0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=RpkVeV+I; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HOjpr2mz; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="RpkVeV+I"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HOjpr2mz" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64UFxoPg405751 for ; Sat, 30 May 2026 18:28:49 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= QzckrjDhK5JtmL+5NHYbLPDrKVDpefP4B1O+ltvjO+4=; b=RpkVeV+IPQ0M6BKV kK7xgr8f4vsMQRtLSW8z3biPSXjFL55kyKhdAjxjmE7QR31ANMZ+3E6SX1zOBAma 6i4CBgFu5rM+0JG5Rd1tRShShlpGb51v01IK4AZ1q/pG9d1EYfe+LgZf7qIDrv1l 4r9hGT9ant9YGuTfezJbyXu206BsyVrlhpFbK0UMoj3QaOYTjEX/LVGyWwl87WkY hkiBWAQ6LY5JRqxeQGj1D2pdqJEPCfSlpewJRSPLG9KerK85fU8HXnmP6wexWfrX A836EABCXgU9sbTVBD4PbBXiJ8MpDx1DIYuxXTy0FFOdI4nO9AiljrD2fcclHAiJ qS/Ciw== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efrnc9nme-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 30 May 2026 18:28:49 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2bd04e4fe3dso129989195ad.3 for ; Sat, 30 May 2026 11:28:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1780165729; x=1780770529; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=QzckrjDhK5JtmL+5NHYbLPDrKVDpefP4B1O+ltvjO+4=; b=HOjpr2mz4c5gSKF8TEKuavlLcOz6b5iXVAQk5HX18ZtzbU6BmxGkmTr3NmczahwILW RghUV65ocOx+Bp1WSt4fOt4+Dt43QLYO9XzzSAdeZ4O34rAt34KrG3nncHSlTaBoLpiD ikEbkMzkFov/lltThjNKFcWJbsMf4i/QDbizUqYralb4292wJFzdyKb0D/6R42JqJ66D vuEYg7u4/GxQIMFqG+nBIg2GN9D9+fCOlH+46sAqff9jKlqaXFL69rCvlokefIcNYYWi Bgi1KPoYOeT5yY9kds+69zIY1adIsH3pgOZJa7aI2vhi9fXkf7UdpHwaEZr/RAkfsdmP 4IWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780165729; x=1780770529; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=QzckrjDhK5JtmL+5NHYbLPDrKVDpefP4B1O+ltvjO+4=; b=CGDp9Se6yqAgjZsCKB8AeKsfnbJmgFQs2hBC5IdGHwVVdYrx9T6SGlFTweLDqKMJdD 1w9kDWtUzAYHGyv5WCtCEB1NaOSp5ys7z8u+TeRVDKvSd9HwLtBkh+j+KZuQNWF3maIV P+UwzkEDnnbjT8s7DGSOuht416Nlep/W5Ns6ASbfuNeSZxQaFoLbGbhshXcBDmsnkm7e zq8ajastXoq6QzRfphH+EXBAcm39ZiJzFmzkRPwPXQTxYC2TjhDEPBsktVnt7tDxYoDb JxSpH2oH218BZcTy1yPaJmwTx53drWWa53dXcF+AepWlH9eDiZirB3/WETPRELsz3oMO rt5Q== X-Forwarded-Encrypted: i=1; AFNElJ9h1yQeu3oFXNit59nF+B+80or7zgJgww3O+pXAbd0ZUFPuOcobiJrNNQ6UDnRdRvk/5v0wl3UIAED7LRY=@vger.kernel.org X-Gm-Message-State: AOJu0YzK4L4v3ejh5tEvj5LBRw8UZcLmCBKN0fxU5rrCvtGT3gqkd9px 24oHmTHx7h3tilBQH8QJrr0LG9f8Tt+uLu57Gq1ba6LFwG6c04/OVZbRNM9eHbpIb4J2ZXCvU5y 7zQ4kyQxM4tTiW8rm/VSubHezCVGg17/gxzG2+ccWxQS17tcpVoRFmQMm0V62393VYoA= X-Gm-Gg: Acq92OH9/yA6i4QaQPgKmyBQMp4Wdxz0d4rP5VaMWNUFxqatQPvsp/mEZlTlQpqhrs5 GDpv9b/i1Pw5ByOb85q08k1uPzQ6MQlHvtP86vHwcDIBa0F9zS1DmIJntxNV2VxhtgO3E0qjQn6 dn0i6CH/VETqBHemzbbBzW9kxvQIBVgKm40sXRzdvE38XYXbR4PkRDRcCPOzUwoAxf0L1cuzNap e+iO/8UTaIOFY8vc3F6ABcxmoLiy78A/1yVeXDGvoatNBYGcLeLOyl9pWoD0Ks/bWcmdYGPf5wu KnQ48UGNK59IC05y+il4QxcxYleVDPXOF4j082iuyR/vaZOMFIguRUcbxG64NaRXSoFSxa1RInF JyWky3tlJxvM7Ve6dyyvuHr/gcFqRaKj9ewoM3jt7+JP81go= X-Received: by 2002:a17:902:cf41:b0:2c0:b35d:ed54 with SMTP id d9443c01a7336-2c0b35deef4mr19990525ad.35.1780165728468; Sat, 30 May 2026 11:28:48 -0700 (PDT) X-Received: by 2002:a17:902:cf41:b0:2c0:b35d:ed54 with SMTP id d9443c01a7336-2c0b35deef4mr19990335ad.35.1780165727987; Sat, 30 May 2026 11:28:47 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf28973335sm51702635ad.63.2026.05.30.11.28.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 May 2026 11:28:47 -0700 (PDT) From: Komal Bajaj Date: Sat, 30 May 2026 23:57:28 +0530 Subject: [PATCH v2 10/10] arm64: dts: qcom: shikra: Enable Bluetooth and WiFi on EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260530-shikra-dt-m1-v2-10-6bb581035d13@oss.qualcomm.com> References: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> In-Reply-To: <20260530-shikra-dt-m1-v2-0-6bb581035d13@oss.qualcomm.com> To: Vinod Koul , Frank Li , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Krzysztof Kozlowski , Georgi Djakov , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Komal Bajaj , Yepuri Siddu , Miaoqing Pan X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1780165667; l=8452; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=NQKSEG4TFwIgghFw3/HPLhZFDgnqaB+NAFGZeq8gBAA=; b=WMRNakvy+9LQ40Lx9p9XUl6DoLuyB+PDWixHSvLFTflnWAtq5ftWssWeIHu6mA5YgmYWQIbrN vPtP3B54yNKByRyvFm/E1CQgL8Yj0MUqHw/oOyKFu0PUhoBEuCRDIxn X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: O-Lq3cCzdf6Q29oLaGOLAS7F8ZL-NNB0 X-Proofpoint-ORIG-GUID: O-Lq3cCzdf6Q29oLaGOLAS7F8ZL-NNB0 X-Authority-Analysis: v=2.4 cv=FcIHAp+6 c=1 sm=1 tr=0 ts=6a1b2c61 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=0EpCGlkTwZhbVQC-sXkA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTMwMDE5OSBTYWx0ZWRfX61AUwxraVDh4 jTVChy7asxV94p6OgepO8UcoghGNjwhoHX25xQgYAPhPW17TSjmNwCFS5tCcxTa2UyqeFnjt4Kq USfdNgLhub2Rj9RolIeKCQBo0GAwoGIQccB7Cgk8ToKZMWh55q4Kkfqhujv1sHnJCkCzNk0EFA3 XmSqkHqmVYK63t33w97FhpcErM/O4eAf2YZjzMYFk6p8RQyWcnDT0D05CmN2nfreU2tx/MM8y2M uVebQiQ34drjr4oiWUa3iT9aflK4NsAovGewETkmCDu4JlM0ya9VhPyNF7wDLk30VZbeJD/TlDP KTfFda/CiAJCNQceSPldD9dtvcUHRUNIHk0aF8+4xhtsaFdtET1Iw0Ay3Z+DJkEgcY0dUSXwkOD YOdiK//LIy9mi5ehKxISHAZcx2idNj91WLiJ0WONKQ5lJsbmXg+0ufJSEJJxYIIWeUq+XFDrEjK aMQkk0/Cj9mps5nGO8g== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-30_06,2026-05-28_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 clxscore=1015 impostorscore=0 adultscore=0 spamscore=0 bulkscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605300199 Enable Bluetooth and WiFi connectivity on Shikra CQM, CQS and IQS EVK boards using the WCN3988 combo chip. For Bluetooth, enable uart8 and add WCN3988 Bluetooth node with board-specific regulator supplies across CQM, CQS and IQS Shikra EVK boards. For WiFi, introduce the wcn3990-wifi hardware node in shikra.dtsi with register space, interrupts, IOMMU configuration and reserved memory. The node is kept disabled by default and enabled per-board with the appropriate PMIC supply connections and calibration variant selection. Co-developed-by: Yepuri Siddu Signed-off-by: Yepuri Siddu Co-developed-by: Miaoqing Pan Signed-off-by: Miaoqing Pan Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 59 +++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 59 +++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/shikra-evk.dtsi | 15 +++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 67 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra.dtsi | 23 ++++++++++ 5 files changed, 223 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts index b112b21b1d79..c2ed0396533a 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -16,11 +16,48 @@ / { aliases { mmc0 =3D &sdhc_1; serial0 =3D &uart0; + serial1 =3D &uart8; }; =20 chosen { stdout-path =3D "serial0:115200n8"; }; + + wcn3988-pmu { + compatible =3D "qcom,wcn3988-pmu"; + + pinctrl-0 =3D <&sw_ctrl_default>; + pinctrl-names =3D "default"; + + vddio-supply =3D <&pm4125_l7>; + vddxo-supply =3D <&pm4125_l13>; + vddrf-supply =3D <&pm4125_l10>; + vddch0-supply =3D <&pm4125_l22>; + + swctrl-gpios =3D <&tlmm 88 GPIO_ACTIVE_HIGH>; + + regulators { + vreg_pmu_io: ldo0 { + regulator-name =3D "vreg_pmu_io"; + }; + + vreg_pmu_xo: ldo1 { + regulator-name =3D "vreg_pmu_xo"; + }; + + vreg_pmu_rf: ldo2 { + regulator-name =3D "vreg_pmu_rf"; + }; + + vreg_pmu_ch0: ldo3 { + regulator-name =3D "vreg_pmu_ch0"; + }; + + vreg_pmu_ch1: ldo4 { + regulator-name =3D "vreg_pmu_ch1"; + }; + }; + }; }; =20 &remoteproc_cdsp { @@ -57,3 +94,25 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&uart8 { + status =3D "okay"; + + bluetooth { + vddio-supply =3D <&vreg_pmu_io>; + vddxo-supply =3D <&vreg_pmu_xo>; + vddrf-supply =3D <&vreg_pmu_rf>; + vddch0-supply =3D <&vreg_pmu_ch0>; + }; +}; + +&wifi { + vdd-0.8-cx-mx-supply =3D <&pm4125_l7>; + vdd-1.8-xo-supply =3D <&vreg_pmu_xo>; + vdd-1.3-rfa-supply =3D <&vreg_pmu_rf>; + vdd-3.3-ch0-supply =3D <&vreg_pmu_ch0>; + qcom,calibration-variant =3D "Shikra_EVK"; + firmware-name =3D "cq2390"; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts index e62ba5aef71f..3bfd0050064f 100644 --- a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -16,11 +16,48 @@ / { aliases { mmc0 =3D &sdhc_1; serial0 =3D &uart0; + serial1 =3D &uart8; }; =20 chosen { stdout-path =3D "serial0:115200n8"; }; + + wcn3988-pmu { + compatible =3D "qcom,wcn3988-pmu"; + + pinctrl-0 =3D <&sw_ctrl_default>; + pinctrl-names =3D "default"; + + vddio-supply =3D <&pm4125_l7>; + vddxo-supply =3D <&pm4125_l13>; + vddrf-supply =3D <&pm4125_l10>; + vddch0-supply =3D <&pm4125_l22>; + + swctrl-gpios =3D <&tlmm 88 GPIO_ACTIVE_HIGH>; + + regulators { + vreg_pmu_io: ldo0 { + regulator-name =3D "vreg_pmu_io"; + }; + + vreg_pmu_xo: ldo1 { + regulator-name =3D "vreg_pmu_xo"; + }; + + vreg_pmu_rf: ldo2 { + regulator-name =3D "vreg_pmu_rf"; + }; + + vreg_pmu_ch0: ldo3 { + regulator-name =3D "vreg_pmu_ch0"; + }; + + vreg_pmu_ch1: ldo4 { + regulator-name =3D "vreg_pmu_ch1"; + }; + }; + }; }; =20 &remoteproc_cdsp { @@ -57,3 +94,25 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&uart8 { + status =3D "okay"; + + bluetooth { + vddio-supply =3D <&vreg_pmu_io>; + vddxo-supply =3D <&vreg_pmu_xo>; + vddrf-supply =3D <&vreg_pmu_rf>; + vddch0-supply =3D <&vreg_pmu_ch0>; + }; +}; + +&wifi { + vdd-0.8-cx-mx-supply =3D <&pm4125_l7>; + vdd-1.8-xo-supply =3D <&vreg_pmu_xo>; + vdd-1.3-rfa-supply =3D <&vreg_pmu_rf>; + vdd-3.3-ch0-supply =3D <&vreg_pmu_ch0>; + qcom,calibration-variant =3D "Shikra_EVK"; + firmware-name =3D "cq2390"; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi b/arch/arm64/boot/dts= /qcom/shikra-evk.dtsi index 8b03d4eafa6d..a79f44aff968 100644 --- a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra-evk.dtsi @@ -8,7 +8,22 @@ &qupv3_0 { status =3D "okay"; }; =20 +&tlmm { + sw_ctrl_default: sw-ctrl-default-state { + pins =3D "gpio88"; + function =3D "gpio"; + bias-pull-down; + }; +}; + &uart0 { status =3D "okay"; }; =20 +&uart8 { + bluetooth { + compatible =3D "qcom,wcn3988-bt"; + max-speed =3D <3200000>; + }; +}; + diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts index 727809430fd1..95bd797d009d 100644 --- a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -16,11 +16,56 @@ / { aliases { mmc0 =3D &sdhc_1; serial0 =3D &uart0; + serial1 =3D &uart8; }; =20 chosen { stdout-path =3D "serial0:115200n8"; }; + + vreg_wcn_3p3: regulator-wcn-3p3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "wcn_3p3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + }; + + wcn3988-pmu { + compatible =3D "qcom,wcn3988-pmu"; + + pinctrl-0 =3D <&sw_ctrl_default>; + pinctrl-names =3D "default"; + + vddio-supply =3D <&pm8150_s4>; + vddxo-supply =3D <&pm8150_l12>; + vddrf-supply =3D <&pm8150_l8>; + vddch0-supply =3D <&vreg_wcn_3p3>; + + swctrl-gpios =3D <&tlmm 88 GPIO_ACTIVE_HIGH>; + + regulators { + vreg_pmu_io: ldo0 { + regulator-name =3D "vreg_pmu_io"; + }; + + vreg_pmu_xo: ldo1 { + regulator-name =3D "vreg_pmu_xo"; + }; + + vreg_pmu_rf: ldo2 { + regulator-name =3D "vreg_pmu_rf"; + }; + + vreg_pmu_ch0: ldo3 { + regulator-name =3D "vreg_pmu_ch0"; + }; + + vreg_pmu_ch1: ldo4 { + regulator-name =3D "vreg_pmu_ch1"; + }; + }; + }; }; =20 &remoteproc_cdsp { @@ -57,3 +102,25 @@ &sdhc_1 { =20 status =3D "okay"; }; + +&uart8 { + status =3D "okay"; + + bluetooth { + vddio-supply =3D <&vreg_pmu_io>; + vddxo-supply =3D <&vreg_pmu_xo>; + vddrf-supply =3D <&vreg_pmu_rf>; + vddch0-supply =3D <&vreg_pmu_ch0>; + }; +}; + +&wifi { + vdd-0.8-cx-mx-supply =3D <&pm8150_s4>; + vdd-1.8-xo-supply =3D <&vreg_pmu_xo>; + vdd-1.3-rfa-supply =3D <&vreg_pmu_rf>; + vdd-3.3-ch0-supply =3D <&vreg_pmu_ch0>; + qcom,calibration-variant =3D "Shikra_EVK"; + firmware-name =3D "cq2390"; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi index 37e4ec799976..eb08b7199c21 100644 --- a/arch/arm64/boot/dts/qcom/shikra.dtsi +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -2064,6 +2064,29 @@ apps_smmu: iommu@c600000 { ; }; =20 + wifi: wifi@c800000 { + compatible =3D "qcom,wcn3990-wifi"; + reg =3D <0x0 0x0c800000 0x0 0x800000>; + reg-names =3D "membase"; + memory-region =3D <&wlan_mem>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + iommus =3D <&apps_smmu 0x1a0 0x1>; + qcom,msa-fixed-perm; + + status =3D "disabled"; + }; + intc: interrupt-controller@f200000 { compatible =3D "arm,gic-v3"; reg =3D <0x0 0xf200000 0x0 0x10000>, --=20 2.34.1