From nobody Mon Jun 8 14:35:34 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6147D2C11F1 for ; Thu, 28 May 2026 16:59:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779987560; cv=none; b=uX/6Pg+Ae1I3YQme4nP7Ic+bMpJ4yeJqenynAVYrW93isGqii1TYV7C9V6GTvCRKqk6ImRJifvNn4BOqfrD41lsclDmI6pnYpqU2Erelc8g1KFuuB+n91otjRgVGtQOyXccgyuKDkzZwWqmfY9kEsoRxRxkCEEZXlMkFP9qrJ7c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779987560; c=relaxed/simple; bh=OGXBY7xpezEVESwMI1ySiOpih04SkGEMZExP1M2bc5A=; h=From:To:Subject:Date:Message-ID:MIME-Version; b=Ijl1mwMMdF5HOb9WmNdlzlRzYpVV99QXdFXj+/QGBJ9rP7fRN7ebvMVEaaSmLpiw4mVNzc509Xl/YY1NJfJMeD8tTNFKYqmbTBM93Gm4g3tTBQ2aix5ca7EDlUACdDTwM+J8srnWkDhnTiG0jnJZpsbW9D7JVdAfog0mKkMnXyo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fYWgyJlg; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fYWgyJlg" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-45ee6d32402so519345f8f.1 for ; Thu, 28 May 2026 09:59:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779987558; x=1780592358; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:from:to:cc:subject:date:message-id:reply-to; bh=eI4oq4r1LL0n7skBjehd33EqKY90AIhvGLTBqauLyw4=; b=fYWgyJlgc6VzAjktWvu3g5ZwtgtP8NxFgmEzT+acrSNWXakyyGETLVmasgqQfEdtva 0UllkkmP1ZxdkB4ftxB/N4JLqH0RkbhTwF+98m2A/SMc/raqPg+GkmWWaANxAhfiYzDV AAtvnzgaMi/bhYLJs1pWk74P7jFs2gmsxqicNT6h0ugV23q9ibZqo3rpwRVmekvo1Bv/ 3vYvp9bHNg2GO1wmxXfw/3wx1vpSqImD0uXSBHy6UaaRXlGMjE7vxKSwU5U87qSs/zHa RgZmgNy8aeAPVjpl5nsz9KthK0i0ARg8yNsVce4GdKQbBI5ZzvhoSfNUtQ1ULXU5Y11Z QuaA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779987558; x=1780592358; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=eI4oq4r1LL0n7skBjehd33EqKY90AIhvGLTBqauLyw4=; b=TFknBxUYYfYQb3wSvcp+qyhnnAiGBVCqhP9DkyZcc2wq3hXBuctEgAstc+Uao56LW/ dqDci0gf/FTmgrbJ6xcDXDwToS9BbnWe7Mz2Ap9ZLfa3DpVcxQjGhhn7of8hJg9cfSus AZrTo0FVdcu8Zd2HYCT9TWt9YTdopqhZ1dHRT6MU8Z7bZnCZ1OlLTXWFjxS0TTcadcAT EoJ2KCSVgn2KR1AgAtfCX07DD+bi9RWApLflMwmGW+LMy59dzJnbweziP83kTeX+cEHP EZ68cD9xHiruAI2VHdTSoBmZbYBy4qT7HzcgaBxWwK57h9Z/Na+dfSt6PByOakweL6on ZvZg== X-Forwarded-Encrypted: i=1; AFNElJ/HDsbLGfpdVgh5w0l0t5IDohB/aOCbTOBZCdiGc2X8aBREwTDsW1ViMHeTyqZ8gHaPDrngWYHFPl3Rv2U=@vger.kernel.org X-Gm-Message-State: AOJu0YzP6b/CeWT24fIV/bW3YnRFBA1B5VcBqlLCU6ZXYw7qIlvPzwVG SP3ouJf+my/6CP8VsoLwdbhsL7/iQ4XC2OO4Liyz6lMGSIuEFxRQYjXN X-Gm-Gg: Acq92OFjpKgs8z2FO3U4k1FOhAVTVf/izv/qLudf5Avz+XGvT9/jyR+aI5bSc5ijlbj wZ3lLU+2t9p605ziZr8Kj7WGhiWL4fpffGrZamU5W0swSLPtwWUkVIIfWgEYG80QtlJHYj1Y7Am 9rfG/Ut7VSlOahSx+a01oXCzHAp10KYtCJ71LpJzwszUfirg4X+rtTkKEJLO1jPFl1Wn8ANBUtj PlXDYWILgu0T44l0/dRR/bYeXT0lGXTfyhqKfWv2xwuESjyvKTwkS7NTyHk2Jm8QOM5c8xERIIA LAEqY4wA+7oSvh9diwLDs1ttNdOKoz8cILDm4cgJLHCmwrvtO9rtqm8u8RU0QeCNPYn4E6/gpy5 wuIxiLgky3iErE3LW4JQMy2mOkpM8ODbYEQl++v2z4Ph775vxZiAsAlRDEIVqI69VzNKf4evh3x 2m4dUknpUTzhd8tN6J2BJRT6hXgXNfJIE76alS4t3sFDBxMcWQpYdehE5gUMHv6Vd8m/yaLs6aG 2GLUQ== X-Received: by 2002:a05:6000:41ee:b0:43f:e94a:e773 with SMTP id ffacd0b85a97d-45eb36b0818mr43687200f8f.27.1779987557767; Thu, 28 May 2026 09:59:17 -0700 (PDT) Received: from fedora.tail6d6c39.ts.net ([5.12.16.74]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-45eed496112sm2808676f8f.15.2026.05.28.09.59.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 May 2026 09:59:17 -0700 (PDT) From: Eduard Bostina To: daniel.baluta@nxp.com, simona.toaca@nxp.com, egbostina@gmail.com, goledhruva@gmail.com, m-chawdhry@ti.com, Rob Herring , Krzysztof Kozlowski , Conor Dooley , Mark Brown , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] dt-bindings: arm: omap: Convert Counter-32K to DT schema Date: Thu, 28 May 2026 19:58:50 +0300 Message-ID: <20260528165853.15510-1-egbostina@gmail.com> X-Mailer: git-send-email 2.54.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert the Texas Instruments OMAP Counter-32K bindings to DT schema. During the conversion, two updates were made to reflect actual hardware usage and resolve dtbs_check warnings: - 'ti,hwmods' has been made optional. While a search confirms it is no longer used, it is kept to maintain backwards compatibility. - Added the 'ti,am4372-counter32k' compatible string, as an AM437x device tree uses this instead of the generic 'ti,omap-counter32k'. Signed-off-by: Eduard Bostina Acked-by: Conor Dooley --- .../devicetree/bindings/arm/omap/counter.txt | 15 ------- .../bindings/arm/omap/ti,omap-counter32k.yaml | 41 +++++++++++++++++++ 2 files changed, 41 insertions(+), 15 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/omap/counter.txt create mode 100644 Documentation/devicetree/bindings/arm/omap/ti,omap-coun= ter32k.yaml diff --git a/Documentation/devicetree/bindings/arm/omap/counter.txt b/Docum= entation/devicetree/bindings/arm/omap/counter.txt deleted file mode 100644 index 5bd8aa091..000000000 --- a/Documentation/devicetree/bindings/arm/omap/counter.txt +++ /dev/null @@ -1,15 +0,0 @@ -OMAP Counter-32K bindings - -Required properties: -- compatible: Must be "ti,omap-counter32k" for OMAP controllers -- reg: Contains timer register address range (base address and length) -- ti,hwmods: Name of the hwmod associated to the counter, which is typical= ly - "counter_32k" - -Example: - -counter32k: counter@4a304000 { - compatible =3D "ti,omap-counter32k"; - reg =3D <0x4a304000 0x20>; - ti,hwmods =3D "counter_32k"; -}; diff --git a/Documentation/devicetree/bindings/arm/omap/ti,omap-counter32k.= yaml b/Documentation/devicetree/bindings/arm/omap/ti,omap-counter32k.yaml new file mode 100644 index 000000000..aadb5ea1b --- /dev/null +++ b/Documentation/devicetree/bindings/arm/omap/ti,omap-counter32k.yaml @@ -0,0 +1,41 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/omap/ti,omap-counter32k.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments OMAP Counter-32K + +maintainers: + - Eduard Bostina + +properties: + compatible: + oneOf: + - const: ti,omap-counter32k + - items: + - const: ti,am4372-counter32k + - const: ti,omap-counter32k + + reg: + maxItems: 1 + + ti,hwmods: + description: Name of the hwmod associated to the counter + $ref: /schemas/types.yaml#/definitions/string-array + items: + - const: counter_32k + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + counter32k: counter@4a304000 { + compatible =3D "ti,omap-counter32k"; + reg =3D <0x4a304000 0x20>; + ti,hwmods =3D "counter_32k"; + }; --=20 2.54.0