From nobody Mon Jun 8 15:38:02 2026 Received: from mx0b-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B5764389E1F; Thu, 28 May 2026 08:51:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779958263; cv=none; b=imqQJQKQSDR5gXyl7z7oLJxexREpDcUf6r7t3kY8cgMPSJ7DZx3ElYQqLRMZF9Kufi8vYXTAI5MmrJTj8TYb2zxITHtJ6UUCSclpuZoDdJzcuovygQyCPzqPCoCB2txayTLsDZ8zunTYPekXMRXVQUD3te3e/JEtknUzZM0kHls= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779958263; c=relaxed/simple; bh=HcbCtTzydwxQRz4o8JQhLDSKSZfqA+CLNmXR4MjOXmE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=RgLtSyvq2c/N0Qdbp6zZuDgrlayXnl922rjaY+CvLyBTwiPGOIu3wW64ZESR1wcAh2OGvKpJf+9ub2cMe7uSHMGqnpdB0T84lNm/VOcLshrIvAw0BkZ5s8UJacT+2v5X3kenTiOnFtLlSKZoXed1WlBhjHFdGtJM2yvqsINQEME= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=qlep8J70; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="qlep8J70" Received: from pps.filterd (m0375855.ppops.net [127.0.0.1]) by mx0b-00128a01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64S8GBK0651296; Thu, 28 May 2026 04:50:59 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=g9b5r ME6bJV8jhCfKAXNDmWZR8uGAnWo5RC+fUE+9Ps=; b=qlep8J70QjtLOgALW+cER KMEr4OAs//tbI4RvYuX5eEpPNijb4+L4lE+fVvndAq1te8eejn+LaGZLik76d/A9 zMr42/ozmByxGtYGeDFgEutx51byt0TbYerMUR03E+LQNc+1HQGnhkTPSMcNCqvV T/8D0iuxLBfH7VNj946QAuScw9GmxoVcOO+b1WJ2zVHZ98Aq0jN0tmyZs/joqCo3 2c71o79vKyn2MJGVwfpRX0qTpfKvNt6Sxhqt4y0q3HT1gXbANOamVjmwPJlHxVGK ati9RHPcAOjdzSwVIc1wVFZ4QLz23He/23GHpzKe0yWyqZbfn6Kd6SO9mVF5sskn g== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0b-00128a01.pphosted.com (PPS) with ESMTPS id 4ee7x4241r-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 28 May 2026 04:50:59 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 64S8ow8k037630 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 28 May 2026 04:50:58 -0400 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Thu, 28 May 2026 04:50:58 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.1748.37 via Frontend Transport; Thu, 28 May 2026 04:50:58 -0400 Received: from HYB-7P5GeKnsiiX.ad.analog.com (HYB-7P5GeKnsiiX.ad.analog.com [10.118.4.71]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 64S8ohph017193; Thu, 28 May 2026 04:50:51 -0400 From: Edelweise Escala Date: Thu, 28 May 2026 16:49:40 +0800 Subject: [PATCH v9 1/2] dt-bindings: leds: Add LTC3220 18 channel LED Driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260528-ltc3220-driver-v9-1-69450fc213cb@analog.com> References: <20260528-ltc3220-driver-v9-0-69450fc213cb@analog.com> In-Reply-To: <20260528-ltc3220-driver-v9-0-69450fc213cb@analog.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Edelweise Escala , Conor Dooley X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779958243; l=4823; i=edelweise.escala@analog.com; s=20260106; h=from:subject:message-id; bh=HcbCtTzydwxQRz4o8JQhLDSKSZfqA+CLNmXR4MjOXmE=; b=4YZz4F40gpmuUcSkHDCD2bh+b+GdEWQEe4Bs22ZwYnXM9/5vv1Qgpsy5GhX0K0ex91Z+rwcPx 8XwYa7ac76bBM5tLPP5kuvpYL6neZZVgTk6FC809lYD1w/31rvFCeDD X-Developer-Key: i=edelweise.escala@analog.com; a=ed25519; pk=lf5HLFe8ZeQjXZgkBkFMK+u9qH5/tqZhCIushTKduNQ= X-ADIRuleOP-NewSCL: Rule Triggered X-Authority-Analysis: v=2.4 cv=X8pi7mTe c=1 sm=1 tr=0 ts=6a1801f3 cx=c_pps a=3WNzaoukacrqR9RwcOSAdA==:117 a=3WNzaoukacrqR9RwcOSAdA==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=VkNPw1HP01LnGYTKEx00:22 a=0sLvza09kfJOxVLZPwjg:22 a=N--XFCr6TIEc_64PeIT2:22 a=gEfo2CItAAAA:8 a=gAnH3GRIAAAA:8 a=XYAwZIGsAAAA:8 a=VwQbUJbxAAAA:8 a=_3ORjGfkLmd6W5nxMtsA:9 a=QEXdDO2ut3YA:10 a=sptkURWiP4Gy88Gu7hUp:22 a=E8ToXWR_bxluHZ7gmE-Z:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI4MDA4NyBTYWx0ZWRfX7TaX8vfirldD VxtBq1U/7q7O/igG0plW0r7SAaGIL2Seuh8zRHQzM2z21yM8yRDDl+K8ETz1UWoyMlk8Ev2wXt3 EIOv3xRFdYNF8o5zLbz9d7JeCoz4+TaUu4bxplkCi5sn1ALr+LfMLFWOHZVU6eobEY1FyZmNKlu CwD66qTkQfghAiQPdDsaxtL+yn/S7izHHDcaYWOGI3lM1YnW36aGiC/IAlfGOMfc6ovIazqoY4n JaKbZR+0m/J9v7pyksBR8zkdgKYfsMlczXljAR1uBbkiVHtYXVHCKfIJPDTM/KPnzfGyoxUmYMo mMv9GQdYGA+M5lDO6bPBWzOidzlXnJ2VXEPr0roMQE3p7dxiUgHblfTaLmQ16+ZDh7wu8+8sa82 0pzKlsqCVG+l0PYmFfzVRVnpmhJtFB6hVsbbMkLv98JelAHTKsxXAZfIdOxpW4NA3pGI4NqMCAY jlXYT6x0Tnr1RfxyOxQ== X-Proofpoint-ORIG-GUID: hBCtQs7LCbFofa_awsh0HI07ALu6bpf7 X-Proofpoint-GUID: hBCtQs7LCbFofa_awsh0HI07ALu6bpf7 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-28_02,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 spamscore=0 bulkscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 suspectscore=0 impostorscore=0 adultscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605280087 LTC3220 is a multi-display LED driver with I2C interface. The LTC3220 provides individual brightness control (64-step), blinking, and gradation features for up to 18 LED outputs. Reviewed-by: Conor Dooley Signed-off-by: Edelweise Escala --- .../devicetree/bindings/leds/adi,ltc3220.yaml | 131 +++++++++++++++++= ++++ MAINTAINERS | 7 ++ 2 files changed, 138 insertions(+) diff --git a/Documentation/devicetree/bindings/leds/adi,ltc3220.yaml b/Docu= mentation/devicetree/bindings/leds/adi,ltc3220.yaml new file mode 100644 index 000000000000..c859490e9108 --- /dev/null +++ b/Documentation/devicetree/bindings/leds/adi,ltc3220.yaml @@ -0,0 +1,131 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/leds/adi,ltc3220.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Analog Devices LTC3220 LED Driver + +maintainers: + - Edelweise Escala + +description: > + The LTC3220 is a multi-display LED driver, which contains a high-efficie= ncy, + low-noise charge pump to provide power to up to 18 LED current sources. + The LEDs are individually configurable to 64-step linear brightness cont= rol, + blinking and gradation control via 2-wire I2C interface. + + For more product information please see the link below + https://www.analog.com/en/products/ltc3220.html + +properties: + compatible: + const: adi,ltc3220 + + reg: + maxItems: 1 + + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + reset-gpios: + maxItems: 1 + +patternProperties: + '^led@([1-9a-f]|1[0-2])$': + type: object + $ref: /schemas/leds/common.yaml# + unevaluatedProperties: false + properties: + reg: + description: + Output channel for the LED (1-18 maps to LED outputs D1-D18). + Unit-address must be in hexadecimal (1-12 hex =3D 1-18 decimal). + For aggregated LED control, define only one LED node with reg = =3D <0x1> + and use led-sources to list all controlled outputs. Only reg 1 s= hould + be present when using led-sources. + minimum: 1 + maximum: 18 + + required: + - reg + + if: + required: + - led-sources + then: + properties: + reg: + const: 1 + +required: + - compatible + - reg + - '#address-cells' + - '#size-cells' + +additionalProperties: false + +examples: + - | + // Independent LEDs + #include + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led-controller@1c { + compatible =3D "adi,ltc3220"; + reg =3D <0x1c>; + #address-cells =3D <1>; + #size-cells =3D <0>; + reset-gpios =3D <&gpio 17 GPIO_ACTIVE_LOW>; + + led@1 { + reg =3D <0x1>; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <1>; + }; + + led@2 { + reg =3D <0x2>; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <2>; + }; + + led@3 { + reg =3D <0x3>; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <3>; + }; + }; + }; + + - | + // Aggregated LED + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led-controller@1c { + compatible =3D "adi,ltc3220"; + reg =3D <0x1c>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@1 { + reg =3D <0x1>; + led-sources =3D <0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0= xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12>; + function =3D LED_FUNCTION_BACKLIGHT; + }; + }; + }; + +... diff --git a/MAINTAINERS b/MAINTAINERS index 2fb1c75afd16..c8a242577d2f 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15223,6 +15223,13 @@ W: https://ez.analog.com/linux-software-drivers F: Documentation/devicetree/bindings/iio/temperature/adi,ltc2983.yaml F: drivers/iio/temperature/ltc2983.c =20 +LTC3220 LED DRIVER +M: Edelweise Escala +L: linux-leds@vger.kernel.org +S: Maintained +W: https://ez.analog.com/linux-software-drivers +F: Documentation/devicetree/bindings/leds/adi,ltc3220.yaml + LTC4282 HARDWARE MONITOR DRIVER M: Nuno Sa L: linux-hwmon@vger.kernel.org --=20 2.43.0 From nobody Mon Jun 8 15:38:02 2026 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F02638AC7E; Thu, 28 May 2026 08:51:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779958267; cv=none; b=lI91ry/qpuP4Z+4A4XfLsI1x1PoQZ4GSi7jjGJd5VhpkD6bqG05X2JgwcUYqrkAvBadPOyF7Uav3AQoEHkQ/exqZgVOtH8N/qtewA/g+wvgjXZ9d5FEa1I2LCroGATprk/x4t1hRV/2u7von1ZI9uripPD8rzqRNJ2grWHples4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779958267; c=relaxed/simple; bh=GF4ucHXDeEuulJMnRIadUl2fOSASsw1JQ1/U3HALZWc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=XtCP2jT44+3xsK0EIyc0+Ba6oIN/hYCfx0zRG9yo1c5dbjuzbeVb+GfeqLIKiT34JBJOQOS+o8u7cUeOEjtMIlhNCyWwiXBiOpw55vzsLk+DoMRHOOMJnxGZSVlWUyJrNPnVEn9aG10rny9MKTySzEDX5BftSOwrNlrIFUgNwdo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=lTy0CHto; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="lTy0CHto" Received: from pps.filterd (m0167089.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64S8TH6V3916569; Thu, 28 May 2026 04:51:03 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=CpR19 tLnwE64jsIbMLTXCYKizHjkEANkPInwWVF/4/8=; b=lTy0CHtoemSxIzCgKwJL3 nYTVYPYFY+Gzv5Vs0UP0Gj63K9eQ+1neVs8g/nN5tCYW+Gr4nrp1c+6UUmVCJm6k d+rJE7Z4s+hO1LvmPrMZB3suAcRvCcQsil0lwmHzXnUl+ikeMWS92/tvLnkhBD3B MHlLa2DS6VxiCv+cC9TtW1ORBWRq4/EHHQlEhtpdsZmCGd0KkBJH/eOvZG8SDaw5 ZQMYnHInCVdlIED9NJViNXLFmmPz0lOjKkNxwiSmkiT2TeoeR5rmC/yM2Y6IMZrm Rump3T9KkjgZyCR7CP8pV82Y9qQ5ie64qupfkB21WotDhP3QS6UtqAgOzMy+QiBz Q== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 4ee7xdj45a-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 28 May 2026 04:51:02 -0400 (EDT) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 64S8p1kt037642 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 28 May 2026 04:51:01 -0400 Received: from ASHBCASHYB5.ad.analog.com (10.64.17.133) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Thu, 28 May 2026 04:51:01 -0400 Received: from ASHBMBX9.ad.analog.com (10.64.17.10) by ASHBCASHYB5.ad.analog.com (10.64.17.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Thu, 28 May 2026 04:51:01 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server id 15.2.1748.37 via Frontend Transport; Thu, 28 May 2026 04:51:01 -0400 Received: from HYB-7P5GeKnsiiX.ad.analog.com (HYB-7P5GeKnsiiX.ad.analog.com [10.118.4.71]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 64S8ohpi017193; Thu, 28 May 2026 04:50:54 -0400 From: Edelweise Escala Date: Thu, 28 May 2026 16:49:41 +0800 Subject: [PATCH v9 2/2] leds: ltc3220: Add Support for LTC3220 18 channel LED Driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260528-ltc3220-driver-v9-2-69450fc213cb@analog.com> References: <20260528-ltc3220-driver-v9-0-69450fc213cb@analog.com> In-Reply-To: <20260528-ltc3220-driver-v9-0-69450fc213cb@analog.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Edelweise Escala X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779958243; l=16483; i=edelweise.escala@analog.com; s=20260106; h=from:subject:message-id; bh=GF4ucHXDeEuulJMnRIadUl2fOSASsw1JQ1/U3HALZWc=; b=J5K/iHw5KR/AWTxkomr0qTIDAoTB6LdUU/Tgc8Nb7DgInuPBqQK0OMdOS/vy0oTvkWcs9SnUb 2QlKlNv5CNRDA6nBEIoHgNFpaA93k126bJSE0qWnZo2QyBxZO2FhXXc X-Developer-Key: i=edelweise.escala@analog.com; a=ed25519; pk=lf5HLFe8ZeQjXZgkBkFMK+u9qH5/tqZhCIushTKduNQ= X-ADIRuleOP-NewSCL: Rule Triggered X-Authority-Analysis: v=2.4 cv=VMPtWdPX c=1 sm=1 tr=0 ts=6a1801f6 cx=c_pps a=3WNzaoukacrqR9RwcOSAdA==:117 a=3WNzaoukacrqR9RwcOSAdA==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=VkNPw1HP01LnGYTKEx00:22 a=0sLvza09kfJOxVLZPwjg:22 a=Z0pTeXoby7EwIRygza74:22 a=gAnH3GRIAAAA:8 a=VwQbUJbxAAAA:8 a=hYaNXiyfE8bdEU5phHsA:9 a=QEXdDO2ut3YA:10 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI4MDA4OCBTYWx0ZWRfX4ocwdjYjtVom p9fY8D6GfggpJIMDwtIbauy1WJ1xUIMM84nVD5UlfhoEOnXwm+opmEd8Hheq0Tv/8Zcq4TRFWVs qr/vND0KPUNPkrPhe6f61WU/ALV+Dfjg/u+xalDLvg+UiF+J3gsDvWsaSz9Y3Nh3qM9XVh+HMJc 4YCvbfDZbP0fmLkoxI9ZCcvRENi0jX+vlPewsvGCXuomZWP8QkCXaoQ3/+Q7MfrDlhOY2saItfq 9ICKMWID+KjD1soyE6zFccRJwLua8jddpi9Xj9bQD/pcPhRgkF5peQ8Mp0ZGDMkjufu9fv5J9Dm Ufzhwt2Wi0fbOWV/j9xEdtx/2Gwgonm2H7MqFJT8RxR6IyeYZIr+fU7LwCRG0G0+1x4XXeH6YYH vJp6b0NWVYlO/6lj24X3A5UhULv27/6WTzkTjaIsR8gcxuRYy/TcwmHdx3acF/sOlWptFmbLEX3 yIB3y/+v0oyn7dJrFdA== X-Proofpoint-GUID: JzO0jqFyp9vCk-qaHAh2J5fRlEnydEpT X-Proofpoint-ORIG-GUID: JzO0jqFyp9vCk-qaHAh2J5fRlEnydEpT X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-28_02,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 adultscore=0 priorityscore=1501 impostorscore=0 malwarescore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605280088 Add driver for the LTC3220 18-channel LED driver with I2C interface, individual brightness control, and hardware-assisted blink/gradation features. Signed-off-by: Edelweise Escala --- MAINTAINERS | 1 + drivers/leds/Kconfig | 13 ++ drivers/leds/Makefile | 1 + drivers/leds/leds-ltc3220.c | 440 ++++++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 455 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index c8a242577d2f..0f553ada61d9 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15229,6 +15229,7 @@ L: linux-leds@vger.kernel.org S: Maintained W: https://ez.analog.com/linux-software-drivers F: Documentation/devicetree/bindings/leds/adi,ltc3220.yaml +F: drivers/leds/leds-ltc3220.c =20 LTC4282 HARDWARE MONITOR DRIVER M: Nuno Sa diff --git a/drivers/leds/Kconfig b/drivers/leds/Kconfig index f4a0a3c8c870..31b1e3ff094c 100644 --- a/drivers/leds/Kconfig +++ b/drivers/leds/Kconfig @@ -1000,6 +1000,19 @@ config LEDS_ST1202 Say Y to enable support for LEDs connected to LED1202 LED driver chips accessed via the I2C bus. =20 +config LEDS_LTC3220 + tristate "LED Driver for Analog Devices Inc. LTC3220" + depends on I2C && LEDS_CLASS + select REGMAP_I2C + help + Say Y to enable support for the Analog Devices LTC3220 + 18-channel LED controller with I2C interface. + The driver supports individual LED brightness control (64 steps), + hardware-assisted blinking and gradation effects. + + To compile this driver as a module, choose M here: the module will + be called leds-ltc3220. + config LEDS_TPS6105X tristate "LED support for TI TPS6105X" depends on LEDS_CLASS diff --git a/drivers/leds/Makefile b/drivers/leds/Makefile index 7db3768912ca..a68244bd50fb 100644 --- a/drivers/leds/Makefile +++ b/drivers/leds/Makefile @@ -61,6 +61,7 @@ obj-$(CONFIG_LEDS_LP8788) +=3D leds-lp8788.o obj-$(CONFIG_LEDS_LP8860) +=3D leds-lp8860.o obj-$(CONFIG_LEDS_LP8864) +=3D leds-lp8864.o obj-$(CONFIG_LEDS_LT3593) +=3D leds-lt3593.o +obj-$(CONFIG_LEDS_LTC3220) +=3D leds-ltc3220.o obj-$(CONFIG_LEDS_MAX5970) +=3D leds-max5970.o obj-$(CONFIG_LEDS_MAX77650) +=3D leds-max77650.o obj-$(CONFIG_LEDS_MAX77705) +=3D leds-max77705.o diff --git a/drivers/leds/leds-ltc3220.c b/drivers/leds/leds-ltc3220.c new file mode 100644 index 000000000000..a633ac5ca6ae --- /dev/null +++ b/drivers/leds/leds-ltc3220.c @@ -0,0 +1,440 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * LTC3220 18-Channel LED Driver + * + * Copyright 2026 Analog Devices Inc. + * + * Author: Edelweise Escala + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* LTC3220 Registers */ +#define LTC3220_COMMAND_REG 0x00 +#define LTC3220_QUICK_WRITE_MASK BIT(0) +#define LTC3220_SHUTDOWN_MASK BIT(3) + +#define LTC3220_ULED_REG(x) (0x01 + (x)) +#define LTC3220_LED_CURRENT_MASK GENMASK(5, 0) +#define LTC3220_LED_MODE_MASK GENMASK(7, 6) + +#define LTC3220_GRAD_BLINK_REG 0x13 +#define LTC3220_GRADATION_MASK GENMASK(2, 0) +#define LTC3220_GRADATION_DIRECTION_MASK BIT(0) +#define LTC3220_GRADATION_PERIOD_MASK GENMASK(2, 1) +#define LTC3220_BLINK_MASK GENMASK(4, 3) + +#define LTC3220_NUM_LEDS 18 + +#define LTC3220_GRADATION_START_VALUE 128 +#define LTC3220_GRADATION_RAMP_TIME_240MS 240 +#define LTC3220_GRADATION_RAMP_TIME_480MS 480 + +#define LTC3220_BLINK_ON_156MS 156 +#define LTC3220_BLINK_ON_625MS 625 +#define LTC3220_BLINK_PERIOD_1250MS 1250 +#define LTC3220_BLINK_PERIOD_2500MS 2500 + +#define LTC3220_BLINK_SHORT_ON_TIME BIT(0) +#define LTC3220_BLINK_LONG_PERIOD BIT(1) + +enum ltc3220_led_mode { + LTC3220_NORMAL_MODE, + LTC3220_BLINK_MODE, + LTC3220_GRADATION_MODE, +}; + +enum ltc3220_blink_mode { + LTC3220_BLINK_MODE_625MS_1250MS, + LTC3220_BLINK_MODE_156MS_1250MS, + LTC3220_BLINK_MODE_625MS_2500MS, + LTC3220_BLINK_MODE_156MS_2500MS +}; + +enum ltc3220_gradation_mode { + LTC3220_GRADATION_MODE_DISABLED, + LTC3220_GRADATION_MODE_240MS_RAMP_TIME, + LTC3220_GRADATION_MODE_480MS_RAMP_TIME, + LTC3220_GRADATION_MODE_960MS_RAMP_TIME +}; + +static bool ltc3220_volatile_reg(struct device *dev, unsigned int reg) +{ + return reg =3D=3D LTC3220_GRAD_BLINK_REG; +} + +static const struct regmap_config ltc3220_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D LTC3220_GRAD_BLINK_REG, + .cache_type =3D REGCACHE_FLAT_S, + .volatile_reg =3D ltc3220_volatile_reg, +}; + +struct ltc3220_uled_cfg { + struct led_classdev led_cdev; + u8 reg_value; + u8 led_index; +}; + +struct ltc3220 { + struct ltc3220_uled_cfg uled_cfg[LTC3220_NUM_LEDS]; + struct regmap *regmap; + bool is_aggregated; +}; + +/* + * Set LED brightness. Hardware supports 0-63 brightness levels. + * Mode switching (blink/gradation) is handled through dedicated callbacks. + */ +static int ltc3220_set_led_data(struct led_classdev *led_cdev, + enum led_brightness brightness) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + int ret; + + ret =3D regmap_write(ltc3220->regmap, LTC3220_ULED_REG(uled_cfg->led_inde= x), + brightness); + if (ret) + return ret; + + uled_cfg->reg_value =3D brightness; + + /* + * When aggregated LED mode is enabled, writing to LED 1 updates all + * LEDs simultaneously via quick-write mode. Update cached values for + * all LEDs to reflect the synchronized state. + * See Documentation/devicetree/bindings/leds/adi,ltc3220.yaml for how + * to configure aggregated LED mode. + */ + if (ltc3220->is_aggregated && uled_cfg->led_index =3D=3D 0) { + for (int i =3D 0; i < LTC3220_NUM_LEDS; i++) + ltc3220->uled_cfg[i].reg_value =3D brightness; + } + + return 0; +} + +static enum led_brightness ltc3220_get_led_data(struct led_classdev *led_c= dev) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + + return uled_cfg->reg_value; +} + +/* + * LTC3220 pattern support for hardware-assisted breathing/gradation. + * The hardware supports 3 gradation ramp time 240ms, 480ms, 960ms) + * and can ramp up or down. + * + * Pattern array interpretation: + * pattern[0].brightness =3D start brightness (0-63) + * pattern[0].delta_t =3D ramp time in milliseconds + * pattern[1].brightness =3D end brightness (0-63) + * pattern[1].delta_t =3D (optional, can be 0 or same as pattern[0].delt= a_t) + */ +static int ltc3220_pattern_set(struct led_classdev *led_cdev, + struct led_pattern *pattern, + u32 len, int repeat) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + u8 gradation_period; + u8 start_brightness; + u8 end_brightness; + u8 gradation_val; + bool is_increasing; + int ret; + + if (len !=3D 2) + return -EINVAL; + + start_brightness =3D pattern[0].brightness & LTC3220_LED_CURRENT_MASK; + end_brightness =3D pattern[1].brightness & LTC3220_LED_CURRENT_MASK; + + is_increasing =3D end_brightness > start_brightness; + + if (pattern[0].delta_t =3D=3D 0) + gradation_period =3D LTC3220_GRADATION_MODE_DISABLED; + else if (pattern[0].delta_t <=3D LTC3220_GRADATION_RAMP_TIME_240MS) + gradation_period =3D LTC3220_GRADATION_MODE_240MS_RAMP_TIME; + else if (pattern[0].delta_t <=3D LTC3220_GRADATION_RAMP_TIME_480MS) + gradation_period =3D LTC3220_GRADATION_MODE_480MS_RAMP_TIME; + else + gradation_period =3D LTC3220_GRADATION_MODE_960MS_RAMP_TIME; + + gradation_val =3D FIELD_PREP(LTC3220_GRADATION_PERIOD_MASK, gradation_per= iod); + gradation_val |=3D FIELD_PREP(LTC3220_GRADATION_DIRECTION_MASK, is_increa= sing); + + ret =3D regmap_update_bits(ltc3220->regmap, LTC3220_GRAD_BLINK_REG, + LTC3220_GRADATION_MASK, gradation_val); + if (ret) + return ret; + + ret =3D ltc3220_set_led_data(led_cdev, start_brightness); + if (ret) + return ret; + + ret =3D regmap_write(ltc3220->regmap, LTC3220_ULED_REG(uled_cfg->led_inde= x), + FIELD_PREP(LTC3220_LED_MODE_MASK, LTC3220_GRADATION_MODE) | + end_brightness); + if (ret) + return ret; + + uled_cfg->reg_value =3D end_brightness; + + return 0; +} + +static int ltc3220_pattern_clear(struct led_classdev *led_cdev) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + int ret; + + ret =3D regmap_update_bits(ltc3220->regmap, LTC3220_ULED_REG(uled_cfg->le= d_index), + LTC3220_LED_MODE_MASK, LTC3220_NORMAL_MODE); + if (ret) + return ret; + + return ltc3220_set_led_data(led_cdev, LED_OFF); +} + +/* + * LTC3220 has a global blink configuration that affects all LEDs. + * This implementation allows per-LED blink requests, but the blink timing + * will be shared across all LEDs. The delay values are mapped to the + * hardware's discrete blink rates. + */ +static int ltc3220_blink_set(struct led_classdev *led_cdev, + unsigned long *delay_on, + unsigned long *delay_off) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + u8 blink_mode =3D 0; + int ret; + + if (*delay_on <=3D LTC3220_BLINK_ON_156MS) + blink_mode =3D LTC3220_BLINK_SHORT_ON_TIME; + + if (*delay_on + *delay_off > LTC3220_BLINK_PERIOD_1250MS) + blink_mode |=3D LTC3220_BLINK_LONG_PERIOD; + + switch (blink_mode) { + case LTC3220_BLINK_MODE_625MS_1250MS: + *delay_on =3D LTC3220_BLINK_ON_625MS; + *delay_off =3D LTC3220_BLINK_PERIOD_1250MS - LTC3220_BLINK_ON_625MS; + break; + case LTC3220_BLINK_MODE_156MS_1250MS: + *delay_on =3D LTC3220_BLINK_ON_156MS; + *delay_off =3D LTC3220_BLINK_PERIOD_1250MS - LTC3220_BLINK_ON_156MS; + break; + case LTC3220_BLINK_MODE_625MS_2500MS: + *delay_on =3D LTC3220_BLINK_ON_625MS; + *delay_off =3D LTC3220_BLINK_PERIOD_2500MS - LTC3220_BLINK_ON_625MS; + break; + case LTC3220_BLINK_MODE_156MS_2500MS: + *delay_on =3D LTC3220_BLINK_ON_156MS; + *delay_off =3D LTC3220_BLINK_PERIOD_2500MS - LTC3220_BLINK_ON_156MS; + break; + } + + ret =3D regmap_update_bits(ltc3220->regmap, LTC3220_GRAD_BLINK_REG, + LTC3220_BLINK_MASK, FIELD_PREP(LTC3220_BLINK_MASK, blink_mode)); + if (ret) + return ret; + + return regmap_update_bits(ltc3220->regmap, LTC3220_ULED_REG(uled_cfg->led= _index), + LTC3220_LED_MODE_MASK, + FIELD_PREP(LTC3220_LED_MODE_MASK, LTC3220_BLINK_MODE)); +} + +static void ltc3220_reset_gpio_action(void *data) +{ + struct gpio_desc *reset_gpio =3D data; + + gpiod_set_value_cansleep(reset_gpio, 1); +} + +static int ltc3220_reset(struct ltc3220 *ltc3220, struct i2c_client *clien= t) +{ + struct gpio_desc *reset_gpio; + int ret; + + reset_gpio =3D devm_gpiod_get_optional(&client->dev, "reset", GPIOD_OUT_H= IGH); + if (IS_ERR(reset_gpio)) + return dev_err_probe(&client->dev, PTR_ERR(reset_gpio), "Failed on reset= GPIO\n"); + + if (reset_gpio) { + gpiod_set_value_cansleep(reset_gpio, 0); + + return devm_add_action_or_reset(&client->dev, ltc3220_reset_gpio_action, + reset_gpio); + } + + ret =3D regmap_write(ltc3220->regmap, LTC3220_COMMAND_REG, 0); + if (ret) + return ret; + + for (int i =3D 0; i < LTC3220_NUM_LEDS; i++) { + ret =3D regmap_write(ltc3220->regmap, LTC3220_ULED_REG(i), 0); + if (ret) + return ret; + } + + return regmap_write(ltc3220->regmap, LTC3220_GRAD_BLINK_REG, 0); +} + +static int ltc3220_suspend(struct device *dev) +{ + struct ltc3220 *ltc3220 =3D i2c_get_clientdata(to_i2c_client(dev)); + + return regmap_update_bits(ltc3220->regmap, LTC3220_COMMAND_REG, + LTC3220_SHUTDOWN_MASK, LTC3220_SHUTDOWN_MASK); +} + +static int ltc3220_resume(struct device *dev) +{ + struct ltc3220 *ltc3220 =3D i2c_get_clientdata(to_i2c_client(dev)); + + return regmap_update_bits(ltc3220->regmap, LTC3220_COMMAND_REG, + LTC3220_SHUTDOWN_MASK, 0); +} + +static DEFINE_SIMPLE_DEV_PM_OPS(ltc3220_pm_ops, ltc3220_suspend, ltc3220_r= esume); + +static int ltc3220_probe(struct i2c_client *client) +{ + struct ltc3220 *ltc3220; + bool aggregated_led_found =3D false; + int num_leds =3D 0; + u8 led_index =3D 0; + int ret; + + ltc3220 =3D devm_kzalloc(&client->dev, sizeof(*ltc3220), GFP_KERNEL); + if (!ltc3220) + return -ENOMEM; + + ltc3220->regmap =3D devm_regmap_init_i2c(client, <c3220_regmap_config); + if (IS_ERR(ltc3220->regmap)) + return dev_err_probe(&client->dev, PTR_ERR(ltc3220->regmap), + "Failed to initialize regmap\n"); + + i2c_set_clientdata(client, ltc3220); + + ret =3D ltc3220_reset(ltc3220, client); + if (ret) + return dev_err_probe(&client->dev, ret, "Failed to reset device\n"); + + device_for_each_child_node_scoped(&client->dev, child) { + struct led_init_data init_data =3D {}; + struct ltc3220_uled_cfg *led; + u32 source; + + ret =3D fwnode_property_read_u32(child, "reg", &source); + if (ret) + return dev_err_probe(&client->dev, ret, "Couldn't read LED address\n"); + + if (!source || source > LTC3220_NUM_LEDS) + return dev_err_probe(&client->dev, -EINVAL, "LED address out of range\n= "); + + init_data.fwnode =3D child; + init_data.devicename =3D "ltc3220"; + + if (fwnode_property_present(child, "led-sources")) { + if (source !=3D 1) + return dev_err_probe(&client->dev, -EINVAL, + "Aggregated LED out of range\n"); + + if (aggregated_led_found) + return dev_err_probe(&client->dev, -EINVAL, + "One Aggregated LED only\n"); + + aggregated_led_found =3D true; + ltc3220->is_aggregated =3D true; + + ret =3D regmap_update_bits(ltc3220->regmap, + LTC3220_COMMAND_REG, + LTC3220_QUICK_WRITE_MASK, + LTC3220_QUICK_WRITE_MASK); + if (ret) + return dev_err_probe(&client->dev, ret, + "Failed to set quick write mode\n"); + } + + num_leds++; + + /* LED node reg/index/address goes from 1 to 18 */ + led_index =3D source - 1; + led =3D <c3220->uled_cfg[led_index]; + + if (led->led_cdev.dev) + return dev_err_probe(&client->dev, -EINVAL, + "Duplicate LED reg %u found", source); + + led->led_index =3D led_index; + led->reg_value =3D 0; + led->led_cdev.brightness_set_blocking =3D ltc3220_set_led_data; + led->led_cdev.brightness_get =3D ltc3220_get_led_data; + led->led_cdev.max_brightness =3D 63; + led->led_cdev.blink_set =3D ltc3220_blink_set; + led->led_cdev.pattern_set =3D ltc3220_pattern_set; + led->led_cdev.pattern_clear =3D ltc3220_pattern_clear; + + ret =3D devm_led_classdev_register_ext(&client->dev, &led->led_cdev, &in= it_data); + if (ret) + return dev_err_probe(&client->dev, ret, "Failed to register LED class\n= "); + } + + /* + * Aggregated LED mode uses hardware quick-write to control all 18 LEDs + * simultaneously. This is mutually exclusive with individual LED control. + * See Documentation/devicetree/bindings/leds/adi,ltc3220.yaml for details + * on how to configure aggregated LED mode. + */ + if (aggregated_led_found && num_leds > 1) + return dev_err_probe(&client->dev, -EINVAL, + "Aggregated LED must be the only LED node\n"); + + return 0; +} + +static const struct of_device_id ltc3220_of_match[] =3D { + { .compatible =3D "adi,ltc3220" }, + { } +}; +MODULE_DEVICE_TABLE(of, ltc3220_of_match); + +static struct i2c_driver ltc3220_led_driver =3D { + .driver =3D { + .name =3D "ltc3220", + .of_match_table =3D ltc3220_of_match, + .pm =3D pm_sleep_ptr(<c3220_pm_ops), + }, + .probe =3D ltc3220_probe, +}; +module_i2c_driver(ltc3220_led_driver); + +MODULE_AUTHOR("Edelweise Escala "); +MODULE_DESCRIPTION("LED driver for LTC3220 controllers"); +MODULE_LICENSE("GPL"); --=20 2.43.0