From nobody Mon Jun 8 17:39:50 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7101E3806C0 for ; Wed, 27 May 2026 15:55:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897329; cv=none; b=hFqlBf975sNAsPZ/dU4fxex8OcDKUhg63ElqLHWYsWl37EFuSiU3HYpS3vKhKcebXXD0s59H7LhSUU1sKu51h5H0Qmha5pm45SGhSl1ba+8X2BoPcsM7ZB+Mk87mAyFQL/8Y9M4IJF4kDU0DPwQmjzjBfgJSyeTZ+m6yXl7MjW4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897329; c=relaxed/simple; bh=O4cVCaQ46n8Ms5D3Bco+aQwbzl8/UIR3ClZEnBlY0Qg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ue0nO5viXdqwKveOeF0CrsNQ4hkk7tXkiRtXCw+Bc7UOJZweEmwZ7254yZ+vu74FoB6rR2SYbxBJjpCeOHCX7hsgpoDLyRVo3vNL2H+l6E4YfPY1PFg08e/0bwnc4jB4+8ceUAI2Jvj2e/gw5WDTYcccqC31cbjIXkReRaaw4QY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ue0TQ6Hu; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=T/OP1Yey; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ue0TQ6Hu"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="T/OP1Yey" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64RA6hKx1149577 for ; Wed, 27 May 2026 15:55:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= MzoIeP/9RJB+tfcp0der6+uQoAklbzCN/nK9ht7zzAc=; b=Ue0TQ6HuLggxG2UQ pzIx626T4ghJxbF5OHCfrB+wxqp+xGpCuT9tCuFDqvHoCo3D257w5I82asfaEr82 Hkcky9s/R/LZOWzN52/ucFmcmEspzIXQ9ZOGge1ZF1vfOHQqiDOrmrg+LlmdtfzB TQJH8EFpa+pW2urJ9zQZ7AjbHv1ZeEYmP+nN4ho3FEbklzU+h0xron0k+OTmXr/n w97oNiSmsG3bAo7wm8GrgRlss+oKIbbuZkr2eiYWoJOgNTTSSJMHm3cuLOffHN+f zNVDviIhqaAhLWUzjDV/UPldn/tUc+GKh/Ar3I9D8yFRs5gFiOMYehrp6qL26UfT 452Gyg== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4edxjsh9wv-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 27 May 2026 15:55:26 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2bc6899bfb1so126052075ad.2 for ; Wed, 27 May 2026 08:55:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779897326; x=1780502126; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=MzoIeP/9RJB+tfcp0der6+uQoAklbzCN/nK9ht7zzAc=; b=T/OP1YeySfEykNQWBjFqmJ63jzC+XJcA5sT9gDd1ywnTAQsHqtnNWiirruQnPgjziu 0fqBZ+JjMf36C2dwTnWciRIGDTeZvhQfVGRWAgvUC7nyEWPlqxtcSv44ZECPMFd0wuib SfQncHyokU8O+F8Rq2NGFD58hvFgMofvQHBMq4u5/4Fz3ygtbCW0yJ2CIfyjf3RU+eI5 8UsA0Jc7onJ5+trVf/2U1hDcY0ziQ1xvJ/6oZTE0sZwB98JbJIK3fKdvfbhFd8uBboqN SBS7P9DqRi3mZTUP0V9v69h+laia1U1AQLSQwTNfd2pNMhPExjsM1Lc7ijnizrJKr1fQ KJtw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779897326; x=1780502126; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=MzoIeP/9RJB+tfcp0der6+uQoAklbzCN/nK9ht7zzAc=; b=SYuBTetjf4HhJmy18waRrOUoGYjhxxRGNOR/EFNWM3HlB/hHOkIMZC/8hcEF00RU/s CYThqMF2fGytnh1S7VmwzbCt68p6e1JRHjVRY0FCJtguZJsbUdfr5uantT5NuipAc9cC Qev7l4xcP1Vuz9U5KrfZLWuRn+EFFaTL05iaXsU8FPCA87Hh+MK6H4Fa0/l+T3lnAA65 c9FhQKGGIia9XiXMwt9U4wmxpDcQdhe1Hz9IrUZHfwDoXV28lWiFqeiAooBf/uE3hVni XYOnvrZVD1HcSaUOqnlc7P5vCcE4Do6fEYC1l00RovYDkxDOjEKQyR5OyyRt81FiG+ox eQKA== X-Forwarded-Encrypted: i=1; AFNElJ9WJYeBR5BKpRhBWvdD2bzEKj4oxA8ws16cjwhdTi0iW8nz+S3zlzTbaSKcWiq8cRLQvMlSUAg+dsJ10u0=@vger.kernel.org X-Gm-Message-State: AOJu0YxGQDGPDDWZZ5YYeSA74tXI3vrA30MYe7gF/Qv1KNhMonhFCIpR MI7YhbhU8c34ChO+zg06p6v/dNp4xB6rHoOYu4oOFVc3huChnQIWMMoNOaEjcARk+VuDCcKBh2c 7gzlQO7Kk5LwbRU4/yjJ+Rm0miSRA97QnbyNy9GInzfvgGwdW5G+D0iOV/7JW4nIFFC8= X-Gm-Gg: Acq92OG+OYwiLefcnzIgwgeKLqN4vkpXpTGV+o6wTJ+uwAZ8xecDxQccTHAgqjqERng Tdeh8//w9XlCk7rxV6+av6R4lbiRqBfWnjRcibU7JjD4fDioy8nfAw/8snwDZENoFaIKF5js4aV vqRNK80OVhXTNiAQ2wSeLFQffcM5L94Xg7ITUEi+wDGIfJz7O1FEzR55gNjAjQqwU/QrMYjmReH R2tGyxPdLjrITbprNT0Iz8crwNAsE0baY5Lk5INbiFU/+CssjtrETj3o5is9ZE1sBk6dxfynW9N yh0g7E+eygz00wugmef2mV0FR2/SlG4wF2g+2xb7R9lRmXjjhfijRe1xLVTvJnfFhgtnWSzLTj8 p9iDsP4yFfgQMcKOoibBw9yOoeEuaLDX65y16 X-Received: by 2002:a17:902:da88:b0:2b7:ca38:975f with SMTP id d9443c01a7336-2beb05b57c8mr265814405ad.23.1779897325602; Wed, 27 May 2026 08:55:25 -0700 (PDT) X-Received: by 2002:a17:902:da88:b0:2b7:ca38:975f with SMTP id d9443c01a7336-2beb05b57c8mr265813955ad.23.1779897325040; Wed, 27 May 2026 08:55:25 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beff36894dsm1264135ad.37.2026.05.27.08.55.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 May 2026 08:55:24 -0700 (PDT) From: Komal Bajaj Date: Wed, 27 May 2026 21:23:51 +0530 Subject: [PATCH v4 1/5] dt-bindings: arm: qcom: Document Shikra and its EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260527-shikra-dt-v4-1-b5ca1fa0b392@oss.qualcomm.com> References: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> In-Reply-To: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779897312; l=1745; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=O4cVCaQ46n8Ms5D3Bco+aQwbzl8/UIR3ClZEnBlY0Qg=; b=rDdsXqx2OGS4HgppqsyFw7mstu3UAVMe6PAhzN13fr4mCPzL5eaBydZ50PISMnIlKsANw/AQa kp+rRqblaBUAXV5KM+PCA8BfUHkOpqLgyaWVQb0E8b2SLc0gD57pb6g X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Authority-Analysis: v=2.4 cv=C4PZDwP+ c=1 sm=1 tr=0 ts=6a1713ee cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=nhUW8Zqzme2qF2hNOrkA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI3MDE1OSBTYWx0ZWRfXx1ZNkkI7qe8P uPJoKzt2liLQOAEm6GSHOyFOWww+gckg4dbVz/ATCCyKId2lJBsaZbq6xmWTZp3uh523jwKDYVe Qj5SU4YH2CpxReRkRwte6G2K5SmlLX2gI3kI/9GNxyr/F6oV3yzgGwWy1cFx5fx8KpUYnqBY7wT 8SMI1gnydFOzmNntag12JLXgxp5y9EAhRa//tH7FNnxYA/8+aXEDk6CtkkwmxPz5Is2ldMaEyLm fmSxudrpSU5jrRaSo1K98jjp7gfBE6UqPGojjx6RR4odIt4FgS2cpxfyGta5ILuZQxOVoeO4zmQ jg0HPUjeCQjCg0huYe9kDs6JJMBwKHWCpVRUXEuxZkX/em6WxEG91MfnBdzLi4G+MY94G04uJU2 /xfc0NE07I8SfcE96ujazDc8lB/RHo/KmVn3Q27IvDEJRquB7DVnUoBJxvITSMA5B4NEeaJmDBe 9zWjEo7z1G8PqMv/Y4Q== X-Proofpoint-ORIG-GUID: KVTC4kCk-bz4kE3AlJ7HBAdc-0GeDvGq X-Proofpoint-GUID: KVTC4kCk-bz4kE3AlJ7HBAdc-0GeDvGq X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-27_02,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 adultscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 phishscore=0 spamscore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605270159 Shikra is a Qualcomm IoT SoC available in a System-on-Module (SoM) form factor. The SoM integrates the Shikra SoC, PMICs, and essential passives, and is designed to be mounted on carrier boards. Three eSoM variant are introduced: - CQM: retail variant with integrated modem (PM4125 and PM8005 PMIC) - CQS: retail variant without modem (PM4125 and PM8005 PMIC) - IQS: industrial-grade variant without modem (PM8150 PMIC) Each SoM variant pairs with a common EVK carrier board provides debug UART, USB, and other peripheral interfaces. Add compatible strings for the CQ2390M, CQ2390S, IQ2390S SoM variant and its corresponding EVK boards. Signed-off-by: Komal Bajaj Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/qcom.yaml | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index 50cc18a6ec5e..cf7d241f8107 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -989,6 +989,24 @@ properties: - xiaomi,polaris - const: qcom,sdm845 =20 + - items: + - enum: + - qcom,shikra-cqm-evk + - const: qcom,shikra-cqm-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-cqs-evk + - const: qcom,shikra-cqs-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-iqs-evk + - const: qcom,shikra-iqs-som + - const: qcom,shikra + - items: - enum: - oneplus,billie2 --=20 2.34.1 From nobody Mon Jun 8 17:39:50 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C4FA438237B for ; Wed, 27 May 2026 15:55:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897338; cv=none; b=kIMumog7MDhk/2c9c7Jmiqf5NWogiRm5GxOccKJWKCQ84aRCxQiwDAe32Y48CvJYCk2CXVs+leOfKZ5X4fK/EWrlarPQdwa9rRi6L30Q7u+Gt1QgnRQxIpM4gukgQf77GYnzfqQlCmqA7KONEOqKyLom4O/sdihxmeQ82ViNRrY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897338; c=relaxed/simple; bh=vcW6Z4ur1dlxVBQ2zewv/zyZVjIg7iq/rKhLQk1OD+Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=OgfV+gpKivktx8fjtbtcHn4tvAS+0eg3hbw2qniphGPIvtrKyUdwGYobJkmBUyMS/5/pdxMduL8jRja6KY3jVoUDouEy4HjxVWfVf8LIMWE3efkgfYB1f++AArJpXEjglzSP2bvrDmECCWh1wy/HicQlXx97S/2nvRXqGEbnHu8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=PCkIk4Zu; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=LuMKwbp6; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="PCkIk4Zu"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="LuMKwbp6" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64RAWMMS150054 for ; Wed, 27 May 2026 15:55:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YeClXccKdw84tNocFQeSeTBL4QpqwKdx6WFnotIEFs4=; b=PCkIk4ZuHLbP3ouF 4t5ilqZwj9PmhK0JIy4RRrzxd3vcMesxiV43jqZ3vYNi+L47bNFmpoRyGU9EccbF yc2v4kqYPmoiXEEaPhqqya5nPPkLQe42ZxQ0av3MdI8m/LllgaDfKj9FWLSC3KAw 9Tz9bpOrolXpXpzL7l0fbsRTpIYKnd+52o+XXkAfobnoGbSATQHZPlxnObKWXgM0 1KgsYMlDgeqHMzz9rlDZAkRIBx3yNChEI41wo9HyfLJRgGTJy6hMo5T+aKCI7bGz oHMfcn4N/iofMqJsdHdWarnfdzPE47PC5F9Az9RFYOVMp4o+t1Jid/rq+CDKWfDI ndvbhw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4edxxvs88s-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 27 May 2026 15:55:33 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2baf7378ad0so126355215ad.0 for ; Wed, 27 May 2026 08:55:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779897333; x=1780502133; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YeClXccKdw84tNocFQeSeTBL4QpqwKdx6WFnotIEFs4=; b=LuMKwbp6jdfjgkzIJVL+5rr5OmNM/5toupeYeqPj9KHtZTqjQ5BvyiFGxbQ4t65C93 PaiNUBCevZ4O4e0upgQrnfZao9NY6sMEBTCLSozBknc2VvrAWRGvF65yLzuUSzGYY5eg BunhOT7CxYB6Vkb8CIIUYvPLa2qYE+KHfwouY2awHuzOe6dGkXKrFOjT4lGdSvR52BVV dTe5Cc6ZgIlL0ZNlbfjJOQ6FE0GulhiTs4c6ohNIJOwVX99mLNctPwPekCme7cSoRV3r p7oXZpQUzBV8Cg2F+K4VCtndnxEP9T5ZkVziEGThJN5qGDjgOzGqvzGP1pMRzGOh1PGQ fWzQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779897333; x=1780502133; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YeClXccKdw84tNocFQeSeTBL4QpqwKdx6WFnotIEFs4=; b=iHZEOF27LU+YbHmfiyJCpmAjXH9NWKMNY0/43JRBrgk4iZkhaWsyPqqmMG4YO92lLh BAHGHj3oYukRd1N0yZyLYsMN2xdQWXOwsqU8j8sVoxU1of/n8PUPCEVPEGZo3xuwM+s7 fgxOTDlc9PeOeddFNekTsaUkJ0lmltEXHGsjfrmqjlxRG1ISKWeFbzVIt4acqKqfrKBO lNA4cfZUzje8aY3OnVxE8I3t3zgdmA6LFqVyPfraVkZ5T45NRC4uXQ6UeS3IUwSPl6Z5 vJ20fa3ZAhAiQ/rYZr/c3JBWsM/gWmRPKVAAkWMzPlxTrPTIPaqwTG7AwhUDTR7nCqy5 wXdw== X-Forwarded-Encrypted: i=1; AFNElJ8EWX04/4x+v3PNUw851+8v2KlS6cP89tEKvagchxmhsiTG/8m3bRMCnZlqc8vwGHSn+f0ly+ospyWCWJw=@vger.kernel.org X-Gm-Message-State: AOJu0YwDxioNN/oZbbsvgZWX3+48Mx15Wl43fhuodV9Q2/FCX+cQESxH +P3+Ixzv9AtD3s7Jq2e6NkMYlfmglwvtThxBpdeSiwTQS9Z0p1O7i9co6nw0hO0Tif6l6xO8u7p ts47Eg6pZDoNTjTRIfrD67+CfyvLCfNevWXc583qcCNvwgIBO9CzMgIxTHrSdLKDFTzA= X-Gm-Gg: Acq92OFD1ZWUi6X+12GkqnTVh47nHVzH8LkJ/eI6iUeCbGkAx2n51GllkiHJCEqCqQR BYueBjDCpTyDNohnZhEc2BKsIJwJX/cO6Jvr9miVTQnPwBCywsxmNBCFT92fpr6XITfRXsPrCt7 MkKRMzgkm3T9GVp3FnL+UXjmtBuKQuJb2cfmmQg4RIPk9RS87pYmgiI2CuHuWiwN3viANl1zNC8 2umvJ/MTf3lt/rU1c/YDEfd85zsQijCNZ7YB4azulxdd5qtmDi2w9AOVzCvrZb0gLIvZaEbagew oD2zqpbdfRaXN1h/6bB2uTEQNzUGuO8uj3XkVVcqy0st6VaEiP8Oy3ZPaCZ16dQHOtU0j7nmwJ1 nVJGwVTM73qnPhWePPHCnoKbRT3Ia71vHg5WXHbMHxI034XY= X-Received: by 2002:a17:902:ea0e:b0:2bc:dc18:35a2 with SMTP id d9443c01a7336-2beb05e48b8mr281070125ad.26.1779897332952; Wed, 27 May 2026 08:55:32 -0700 (PDT) X-Received: by 2002:a17:902:ea0e:b0:2bc:dc18:35a2 with SMTP id d9443c01a7336-2beb05e48b8mr281069625ad.26.1779897332276; Wed, 27 May 2026 08:55:32 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beff36894dsm1264135ad.37.2026.05.27.08.55.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 May 2026 08:55:31 -0700 (PDT) From: Komal Bajaj Date: Wed, 27 May 2026 21:23:52 +0530 Subject: [PATCH v4 2/5] arm64: dts: qcom: Introduce Shikra SoC base dtsi Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260527-shikra-dt-v4-2-b5ca1fa0b392@oss.qualcomm.com> References: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> In-Reply-To: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779897312; l=23603; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=vcW6Z4ur1dlxVBQ2zewv/zyZVjIg7iq/rKhLQk1OD+Q=; b=frsy8UfFVJkFB3yxxwT/0oYj/tPgh3dyZ5UsnRZD7zsCVATe/+iP0oFsoS7/O+fvH5RuNQ7j4 tcbz8M2daeyAEtcubZ6F7lNh+IqeGgTtoepiil7/cJo3zlQP7lyYiM7 X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-ORIG-GUID: jSDAnna03Kety3T5C8mbITBuB1lHVazq X-Authority-Analysis: v=2.4 cv=bJAm5v+Z c=1 sm=1 tr=0 ts=6a1713f6 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=YMgV9FUhrdKAYTUUvYB2:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=6UBnnb2_QDgcJB-b6ocA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI3MDE1OSBTYWx0ZWRfX10GWrWA/7ONt W+PeslgDQpEa1d//tqqylE95bVzLzUgywz/fcMvOIU5FrBFc7KXfbKsvgo3o/31OlpmaQKf8Cke 74xM8FqUTcaL5dALuwJAL2UnyhinAPCz4JtX+mU+xsz4Ymso/GsBpZb4OLT48bJfSetEciU2Zmp SO9AA+E/zWkNPRulmaKO+YOemJTvjR82+v6IuMqbe+N7ghMQ7GUOoPZvWLRCacC/lXSbnEEcHkh 4vgCeUEU+1WFlXiStwJh1iX6PsJrNdFzGC0JFP5uP0NugDZpgvzhDrClmWgbSBENIxC7k3ioQxA 0VVtRHrrrMZoERyKtU65SH2edNI4FLlFDd5n4NWBEVwSrgwUP+PjQRdIuH9Qz5beyLQOdsdUq0J SM5/I3M6ZG9qDTh2xs1QtpiEd9VY0k2IJB2CYwRMbZYrKa4Mi/XwMTYBpizUbyFTHbV+0H+328y 3WZ1p+cPTHHG448BO2g== X-Proofpoint-GUID: jSDAnna03Kety3T5C8mbITBuB1lHVazq X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-27_02,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 adultscore=0 spamscore=0 impostorscore=0 bulkscore=0 priorityscore=1501 malwarescore=0 phishscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605270159 Add initial device tree support for the Qualcomm Shikra SoC, an IoT-focused platform built around a heterogeneous CPU cluster (Cortex-A55 + Cortex-A78C) with RPM-based power and clock management. Enable support for the following peripherals: - CPU nodes - Global Clock Controller (GCC) - RPM-based clock controller (RPMCC) and power domains (RPMPD) - Interrupt controller - Top Level Mode Multiplexer (TLMM) - Debug UART - eMMC host controller - System timer and watchdog Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Reviewed-by: Konrad Dybcio Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 842 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 842 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi new file mode 100644 index 000000000000..a4334d99c1f3 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -0,0 +1,842 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + interrupt-parent =3D <&intc>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32764>; + #clock-cells =3D <0>; + }; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x100>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x200>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78c"; + reg =3D <0x0 0x300>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + capacity-dmips-mhz =3D <1946>; + dynamic-power-coefficient =3D <489>; + + l2_3: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3>; + cache-size =3D <0x40000>; + }; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + + core2 { + cpu =3D <&cpu2>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu3>; + }; + }; + }; + + l3: l3-cache { + compatible =3D "cache"; + cache-level =3D <3>; + cache-unified; + cache-size =3D <0x80000>; + }; + }; + + firmware { + scm { + compatible =3D "qcom,scm-shikra", "qcom,scm"; + clocks =3D <&rpmcc RPM_SMD_CE1_CLK>; + clock-names =3D "core"; + qcom,dload-mode =3D <&tcsr_regs 0x13000>; + #reset-cells =3D <1>; + interconnects =3D <&system_noc MASTER_CRYPTO_CORE0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + /* We expect the bootloader to fill in the size */ + reg =3D <0x0 0x80000000 0x0 0x0>; + }; + + pmu-a55 { + compatible =3D "arm,cortex-a55-pmu"; + interrupts =3D ; + }; + + pmu-a78c { + compatible =3D "arm,cortex-a78-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + rpm: remoteproc { + compatible =3D "qcom,shikra-rpm-proc", "qcom,rpm-proc"; + + glink-edge { + compatible =3D "qcom,glink-rpm"; + interrupts =3D ; + qcom,rpm-msg-ram =3D <&rpm_msg_ram>; + mboxes =3D <&apcs_glb 0>; + + rpm_requests: rpm-requests { + compatible =3D "qcom,rpm-shikra", "qcom,glink-smd-rpm"; + qcom,glink-channels =3D "rpm_requests"; + + rpmcc: clock-controller { + compatible =3D "qcom,rpmcc-shikra", "qcom,rpmcc"; + clocks =3D <&xo_board>; + clock-names =3D "xo"; + #clock-cells =3D <1>; + }; + + rpmpd: power-controller { + compatible =3D "qcom,shikra-rpmpd"; + #power-domain-cells =3D <1>; + operating-points-v2 =3D <&rpmpd_opp_table>; + + rpmpd_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + rpmpd_opp_min_svs: opp1 { + opp-level =3D ; + }; + + rpmpd_opp_low_svs: opp2 { + opp-level =3D ; + }; + + rpmpd_opp_svs: opp3 { + opp-level =3D ; + }; + + rpmpd_opp_svs_plus: opp4 { + opp-level =3D ; + }; + + rpmpd_opp_nom: opp5 { + opp-level =3D ; + }; + + rpmpd_opp_nom_plus: opp6 { + opp-level =3D ; + }; + + rpmpd_opp_turbo: opp7 { + opp-level =3D ; + }; + + rpmpd_opp_turbo_plus: opp8 { + opp-level =3D ; + }; + }; + }; + }; + }; + + mpm: interrupt-controller { + compatible =3D "qcom,mpm"; + qcom,rpm-msg-ram =3D <&apss_mpm>; + interrupts =3D ; + mboxes =3D <&apcs_glb 1>; + interrupt-controller; + #interrupt-cells =3D <2>; + #power-domain-cells =3D <0>; + interrupt-parent =3D <&intc>; + qcom,mpm-pin-count =3D <96>; + qcom,mpm-pin-map =3D <2 275>, /* TSENS0 uplow */ + <12 422>, /* DWC3 ss_phy_irq */ + <58 272>, /* QUSB2_PHY dmse_hv_vddmx */ + <59 273>, /* QUSB2_PHY dpse_hv_vddmx */ + <86 183>, /* MPM wake, SPMI */ + <90 157>, /* QUSB2_PHY DM */ + <91 158>; /* QUSB2_PHY DP */ + }; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + hyp_mem: hyp@80000000 { + reg =3D <0x0 0x80000000 0x0 0x1600000>; + no-map; + }; + + xblboot_mem: xblboot@85e00000 { + reg =3D <0x0 0x85e00000 0x0 0x100000>; + no-map; + }; + + secdata_apss_mem: secdata-apss@85fff000 { + reg =3D <0x0 0x85fff000 0x0 0x1000>; + no-map; + }; + + smem_mem: smem@86000000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x86000000 0x0 0x200000>; + no-map; + + hwlocks =3D <&tcsr_mutex 3>; + }; + + audio_heap_mem: audio-heap@86200000 { + reg =3D <0x0 0x86200000 0x0 0x100000>; + no-map; + }; + + tz_stat_mem: tz-stat@a0000000 { + reg =3D <0x0 0xa0000000 0x0 0x100000>; + no-map; + }; + + qtee_mem: qtee@a1300000 { + reg =3D <0x0 0xa1300000 0x0 0x500000>; + no-map; + }; + + tz_apps_mem: tz-apps@a1800000 { + reg =3D <0x0 0xa1800000 0x0 0x2100000>; + no-map; + }; + + mpss_wlan_mem: mpss-wlan@ab000000 { + reg =3D <0x0 0xab000000 0x0 0x6e00000>; + no-map; + }; + + wlan_mem: wlan@b2300000 { + reg =3D <0x0 0xb2300000 0x0 0x100000>; + no-map; + }; + + cdsp_mem: cdsp@b2400000 { + reg =3D <0x0 0xb2400000 0x0 0x1900000>; + no-map; + }; + + gpu_micro_code_mem: gpu-micro-code@b3d00000 { + reg =3D <0x0 0xb3d00000 0x0 0x2000>; + no-map; + }; + + video_mem: video@b3d02000 { + reg =3D <0x0 0xb3d02000 0x0 0x700000>; + no-map; + }; + + lmcu_mem: lmcu@b4402000 { + reg =3D <0x0 0xb4402000 0x0 0x300000>; + no-map; + }; + + lmcu_dtb_mem: lmcu-dtb@b4702000 { + reg =3D <0x0 0xb4702000 0x0 0x40000>; + no-map; + }; + }; + + soc: soc@0 { + compatible =3D "simple-bus"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + + tcsr_mutex: syscon@340000 { + compatible =3D "qcom,tcsr-mutex"; + reg =3D <0x0 0x00340000 0x0 0x20000>; + #hwlock-cells =3D <1>; + }; + + tcsr_regs: syscon@3c0000 { + compatible =3D "qcom,shikra-tcsr", "syscon"; + reg =3D <0x0 0x003c0000 0x0 0x40000>; + }; + + tlmm: pinctrl@500000 { + compatible =3D "qcom,shikra-tlmm"; + reg =3D <0x0 0x00500000 0x0 0x700000>; + + interrupts =3D ; + + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + gpio-ranges =3D <&tlmm 0 0 165>; + wakeup-parent =3D <&mpm>; + + qup_uart0_default: qup-uart0-default-state { + pins =3D "gpio0", "gpio1"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-disable; + }; + + sdc1_state_on: sdc1-on-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <6>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <6>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <6>; + bias-pull-up; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-pull-down; + }; + }; + + sdc1_state_off: sdc1-off-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-bus-hold; + }; + }; + }; + + mem_noc: interconnect@d00000 { + compatible =3D "qcom,shikra-mem-noc-core"; + reg =3D <0x0 0x00d00000 0x0 0x43080>; + clocks =3D <&gcc GCC_DDRSS_GPU_AXI_CLK>; + clock-names =3D "gpu_axi"; + #interconnect-cells =3D <2>; + }; + + llcc: system-cache-controller@e00000 { + compatible =3D "qcom,shikra-llcc"; + reg =3D <0x0 0x00e00000 0x0 0x80000>, + <0x0 0x00f00000 0x0 0x80000>, + <0x0 0x01000000 0x0 0x80000>; + reg-names =3D "llcc0_base", + "llcc1_base", + "llcc_broadcast_base"; + interrupts =3D ; + }; + + gcc: clock-controller@1400000 { + compatible =3D "qcom,shikra-gcc"; + reg =3D <0x0 0x01400000 0x0 0x1f0000>; + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>; + power-domains =3D <&rpmpd RPMPD_VDDCX>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + system_noc: interconnect@1880000 { + compatible =3D "qcom,shikra-sys-noc"; + reg =3D <0x0 0x01880000 0x0 0x6a080>; + clocks =3D <&gcc GCC_EMAC0_AXI_SYS_NOC_CLK>, + <&gcc GCC_EMAC1_AXI_SYS_NOC_CLK>, + <&gcc GCC_SYS_NOC_USB2_PRIM_AXI_CLK>, + <&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>; + clock-names =3D "emac0_axi", + "emac1_axi", + "usb2_axi", + "usb3_axi"; + #interconnect-cells =3D <2>; + + clk_virt: interconnect-clk { + compatible =3D "qcom,shikra-clk-virt"; + #interconnect-cells =3D <2>; + }; + + mc_virt: interconnect-mc { + compatible =3D "qcom,shikra-mc-virt"; + #interconnect-cells =3D <2>; + }; + + mmrt_virt: interconnect-mmrt { + compatible =3D "qcom,shikra-mmrt-virt"; + #interconnect-cells =3D <2>; + }; + + mmnrt_virt: interconnect-mmnrt { + compatible =3D "qcom,shikra-mmnrt-virt"; + #interconnect-cells =3D <2>; + }; + }; + + config_noc: interconnect@1900000 { + compatible =3D "qcom,shikra-config-noc"; + reg =3D <0x0 0x01900000 0x0 0x8080>; + #interconnect-cells =3D <2>; + }; + + qfprom: efuse@1b44000 { + compatible =3D "qcom,shikra-qfprom", "qcom,qfprom"; + reg =3D <0x0 0x01b44000 0x0 0x3000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + qusb2_hstx_trim_1: hstx-trim@25b { + reg =3D <0x25b 0x1>; + bits =3D <1 4>; + }; + + gpu_speed_bin: gpu-speed-bin@2006 { + reg =3D <0x2006 0x2>; + bits =3D <5 8>; + }; + }; + + spmi_bus: spmi@1c40000 { + compatible =3D "qcom,spmi-pmic-arb"; + reg =3D <0x0 0x01c40000 0x0 0x1100>, + <0x0 0x01e00000 0x0 0x2000000>, + <0x0 0x03e00000 0x0 0x100000>, + <0x0 0x03f00000 0x0 0xa0000>, + <0x0 0x01c0a000 0x0 0x26000>; + reg-names =3D "core", + "chnls", + "obsrvr", + "intr", + "cnfg"; + interrupts-extended =3D <&mpm 86 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + #address-cells =3D <2>; + #size-cells =3D <0>; + qcom,channel =3D <0>; + qcom,ee =3D <0>; + }; + + rpm_msg_ram: sram@45f0000 { + compatible =3D "qcom,rpm-msg-ram", "mmio-sram"; + reg =3D <0x0 0x045f0000 0x0 0x7000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0 0x0 0x045f0000 0x7000>; + + apss_mpm: sram@1b8 { + reg =3D <0x1b8 0x48>; + }; + }; + + sram@4690000 { + compatible =3D "qcom,rpm-stats"; + reg =3D <0x0 0x04690000 0x0 0x14000>; + }; + + sdhc_1: mmc@4744000 { + compatible =3D "qcom,shikra-sdhci", "qcom,sdhci-msm-v5"; + + reg =3D <0x0 0x04744000 0x0 0x1000>, + <0x0 0x04745000 0x0 0x1000>; + reg-names =3D "hc", + "cqhci"; + + iommus =3D <&apps_smmu 0xc0 0x0>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "iface", + "core", + "xo"; + + interconnects =3D <&system_noc MASTER_SDCC_1 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &config_noc SLAVE_SDCC_1 RPM_ACTIVE_TAG>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + power-domains =3D <&rpmpd RPMPD_VDDCX>; + operating-points-v2 =3D <&sdhc1_opp_table>; + + qcom,dll-config =3D <0x000f642c>; + qcom,ddr-config =3D <0x80040868>; + + bus-width =3D <8>; + + mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + + resets =3D <&gcc GCC_SDCC1_BCR>; + + status =3D "disabled"; + + sdhc1_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmpd_opp_low_svs>; + opp-peak-kBps =3D <250000 133320>; + opp-avg-kBps =3D <104000 0>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmpd_opp_nom>; + opp-peak-kBps =3D <800000 300000>; + opp-avg-kBps =3D <400000 0>; + }; + }; + }; + + qupv3_0: geniqup@4ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x04ac0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + uart0: serial@4a80000 { + compatible =3D "qcom,geni-debug-uart"; + reg =3D <0x0 0x04a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart0_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + }; + + sram@c11e000 { + compatible =3D "qcom,shikra-imem", "mmio-sram"; + reg =3D <0x0 0x0c11e000 0x0 0x1000>; + ranges =3D <0x0 0x0 0x0c11e000 0x1000>; + + no-memory-wc; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + pil-sram@94c { + compatible =3D "qcom,pil-reloc-info"; + reg =3D <0x94c 0xc8>; + }; + }; + + apps_smmu: iommu@c600000 { + compatible =3D "qcom,shikra-smmu-500", "qcom,smmu-500", "arm,mmu-500"; + reg =3D <0x0 0x0c600000 0x0 0x80000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + intc: interrupt-controller@f200000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0xf200000 0x0 0x10000>, + <0x0 0xf240000 0x0 0x80000>; + + interrupts =3D ; + + #interrupt-cells =3D <4>; + interrupt-controller; + + #redistributor-regions =3D <1>; + redistributor-stride =3D <0x0 0x20000>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1 &cpu2>; + }; + + ppi_cluster1: interrupt-partition-1 { + affinity =3D <&cpu3>; + }; + }; + }; + + apcs_glb: mailbox@f400000 { + compatible =3D "qcom,shikra-apss-shared", "qcom,sdm845-apss-shared"; + reg =3D <0x0 0x0f400000 0x0 0x1000>; + #mbox-cells =3D <1>; + }; + + watchdog@f410000 { + compatible =3D "qcom,apss-wdt-shikra", "qcom,kpss-wdt"; + reg =3D <0x0 0x0f410000 0x0 0x1000>; + interrupts =3D , + ; + clocks =3D <&sleep_clk>; + }; + + timer@f420000 { + compatible =3D "arm,armv7-timer-mem"; + reg =3D <0x0 0x0f420000 0x0 0x1000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x0 0x0 0x0 0x10000000>; + + frame@f421000 { + reg =3D <0x0f421000 0x1000>, + <0x0f422000 0x1000>; + frame-number =3D <0>; + interrupts =3D , + ; + }; + + frame@f423000 { + reg =3D <0x0f423000 0x1000>; + frame-number =3D <1>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f425000 { + reg =3D <0x0f425000 0x1000>; + frame-number =3D <2>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f427000 { + reg =3D <0x0f427000 0x1000>; + frame-number =3D <3>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f429000 { + reg =3D <0x0f429000 0x1000>; + frame-number =3D <4>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42b000 { + reg =3D <0x0f42b000 0x1000>; + frame-number =3D <5>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42d000 { + reg =3D <0x0f42d000 0x1000>; + frame-number =3D <6>; + interrupts =3D ; + status =3D "disabled"; + }; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + + interrupts =3D , + , + , + ; + }; +}; --=20 2.34.1 From nobody Mon Jun 8 17:39:50 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E6757381B15 for ; Wed, 27 May 2026 15:55:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897341; cv=none; b=ae7OLK9WAU/+UhveIVzqf5dEq4E5tBpT7dLftJASiPqDtyMhQkxZEka7+j+btyrLztRu7Ktmxi1MHCb7SbUI1f9xppZjMf1cD2kIMcGPIgUfRZGSj2mjnju3UkVNy1RT5sdhJOWBgY0T2oJQYLdsKWLyY1zvR3XCubRMHjufbJg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897341; c=relaxed/simple; bh=w1EEpnLR6xXq+MivEnb+PLIzt6dGl5j6KmvIWASlAcs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=c6qz9W9hEv63mQJoKgtt3MWmO+mXzXWbuhtJ9InFzwZ3gQ/qWbYUliywxiKoQ5MlCXWoq+LEm4v9cdfCx69zFfd/ZihMDKg/YvrjXYqM9aJ3Ru7DSiBNAezJLBscOp4wCrN1MW5p9DQEocSz5rCsu8BXtZa0sbvTzgxqTBEgcdg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=fTNAv7/U; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UGNKC49N; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="fTNAv7/U"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UGNKC49N" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64RFG9xk2282571 for ; Wed, 27 May 2026 15:55:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Bgj6PUY7ZZ+fmCMVs+mu7PkuSkqWbqfaZ9Grtyv48EA=; b=fTNAv7/U0s06ofwW nAzjM0I+zLtA/oNDghX7Dblbt6yJMLIOOEfju9QfkUWoyDv87OhK5diURuWhyGwW AdZDGy5Pey+FIW/VLNZ2P36U/Pgv7NCqaemC2ioXWO8AnMtHCMeJ/8FCSh77qV1l NoCxj8f45iz9g0sPLpZnDlz5fRiNqgzy6dIuAS8BKB4Kz3QvCzGsQQVRRAt++Ox2 FBUKwJnzLsDIsE48DHO6bqzlsgOGxYE5MKlKskHDKeAZMUFvQ++y4t2tJdiNdFeH 7mRTWhY33jWgLn5w7RioOp5LgbGX73N2tYeno9hH7X2znQjI8yGlWK80jheAk+x6 V0lLTw== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4edtvct9d5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 27 May 2026 15:55:38 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2b99eb06178so25945575ad.2 for ; Wed, 27 May 2026 08:55:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779897338; x=1780502138; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Bgj6PUY7ZZ+fmCMVs+mu7PkuSkqWbqfaZ9Grtyv48EA=; b=UGNKC49NRnJKBFXD2uMhU5g8bhrXPHn71m1Q3F9Ck8hNA4zP5QwHeEKHH9RsanejqE 6nCKI9Glg/xdSRTUf+m3n5wTGAyPftCixJeqsw8DmxUL9najRIv9KtDBeKp1Kn4G9Rm8 AGqgW3zvF39InHGrHsbcQtCYcfuVaKQXPqr45F7wTgy/NTQbNKdsc8V7AcxmGhDK5IS+ ov5ejwSwipqsF8FRBzsb+wNDqo38rOZKvHi/EAPIxmMKXU5Q4mI0Xazv5V7w2p4mPh0I ZgepkVuNZtykQLpfwEpVcUY3USh5YlhQOsGtGzc7DssAxLPX3t+uyrikaG2uwIIIgHBB J+Xg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779897338; x=1780502138; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Bgj6PUY7ZZ+fmCMVs+mu7PkuSkqWbqfaZ9Grtyv48EA=; b=UYEMiDKiVO4vBT4krP9+0BhD+njbMkuNqukGFwj25sAe+ZkL8VRAkTvmITgAhIO4mt Y6Ozl7PXT9ylRlZDYG/VlO65knTC80utMONwiZjj1o+6eyPwVhVVeXwA39mkK5LSglwT yF9fXR42lPjTe3fZaG7GnsWLHt4SfdjZsoPkbLLSI/QtcXY5UVnVOjm/0U2tF5JJy2pu HdZsXVZv37qPQqIPh2ZU13QXvx9b/U9ovizm9w9yOCMtWgxYXzZRSVwM6Skc/FsNsmc/ hWQlGPPpCjmc+P/2HA9hxbJdUI05F35EBiooSgFBc9af8uG20FadUIg5qU6P1JAo0lN+ HvBQ== X-Forwarded-Encrypted: i=1; AFNElJ/60kvTn8EvaXtSZV66NgUJWMIZ7Zt/LMtYycZDvUY89V+3opTRPSF0vRRX89bOVeGTnNWyMVtBqvxqFK0=@vger.kernel.org X-Gm-Message-State: AOJu0YzcEzvkdFY4ddN5AcWjpAM38Nkdaw2UzkGWR1LDwouQ5EjcH9mV xPy3+cS6Q7vuuA2E1mqzsV3t1G3TMaN7V0RqEx4J5lUgFF9pTDTZjWtJOPiBYVHU1HPKAKqGiKt 6iN5YWCc0ySwXY+teWld37crRb/nzSiS+CmgatXl11/CeEgBYhH6AYFEt8DPa/M4o1V0= X-Gm-Gg: Acq92OEeaCnGHyMlWpGuxDOTd4nvtHOuVlKL71p6oCuQ3GxXjoJq/75apYLKNcNDyA9 4CVW+8r3jEyk+qjDWc09uj8npyX0ygQv6bhruzyDTt45p7hiLpl/aD96VwZ0oEs63jv78mE2PiR b9P+xA3PM1NZcmo9YbHlDYJ7U79YdyFl48mwZXoMhSuUYSLt8saM67rzxrxpJQB55YLemHYxUi7 gepB2ekJSDU8NQiUMXE2sJ0eUIVFlZuahsUA/qkEuu3Pgah1iNq+U3Mluybsw+qsVoTNBlMIgRi XPa/gnbKVoUJsIl9YhRNDMIZwRntFVdcM9QZKQet7h4ZuBwP8q+Oc54p3Iym033zKcG9zJkkJxI qzJqTuuRKiIidU0PRK03rl9JK2YrCgTgVfg3P X-Received: by 2002:a17:903:3c2d:b0:2bc:7d4d:3520 with SMTP id d9443c01a7336-2beb067ac30mr244530515ad.40.1779897338305; Wed, 27 May 2026 08:55:38 -0700 (PDT) X-Received: by 2002:a17:903:3c2d:b0:2bc:7d4d:3520 with SMTP id d9443c01a7336-2beb067ac30mr244530175ad.40.1779897337822; Wed, 27 May 2026 08:55:37 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beff36894dsm1264135ad.37.2026.05.27.08.55.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 May 2026 08:55:37 -0700 (PDT) From: Komal Bajaj Date: Wed, 27 May 2026 21:23:53 +0530 Subject: [PATCH v4 3/5] arm64: dts: qcom: Add Shikra CQ2390M SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260527-shikra-dt-v4-3-b5ca1fa0b392@oss.qualcomm.com> References: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> In-Reply-To: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Rakesh Kota X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779897312; l=4449; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=w1EEpnLR6xXq+MivEnb+PLIzt6dGl5j6KmvIWASlAcs=; b=SSYZK9Rpr8hJBNsTGlg+BunartDZMb3yNPpKUlyA82S0mBXZMa23IXdgyJb41W+mRevsEm892 ENdJhXTBgQRDuq2fsR1i5Mzwp0HyEBfauCiXgMQXXxXPPrulLgpig4L X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: VXvregcoqP28AbWhXjoFfkkHIY1l6kN3 X-Authority-Analysis: v=2.4 cv=CY84Irrl c=1 sm=1 tr=0 ts=6a1713fb cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=s31jhp6hv9j5UOuNascA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI3MDE1OSBTYWx0ZWRfX7rkUBUiyXXZM X4W3eWzwS/cmu6OWEIzkPDycEZ9/ceWJyrSaS80sxdGfsXYHdJgDsZwyC7IWSCxQWrqBr8km2yf NxTFbDwfdUMHvB2uj4bSpZpiy8MIAmaLcUGE9nA05sXRJc92H6fRhHNocalTIlRXu42CQrJuifb oSiuqWLg2IUDUdY7ndilBAEv+6ttFG3ohkJDYObw+kTvTWW0dGu9/dEfJUWSmguv/fT2SDNhHa2 /8ubUChgjS9FetVTvR8qpBQ2XdEF8gUQb/Fn6dfbDlydv4kGUoIjerYfNodnMwwkBFmo2aEMZsb UrTD/GjtDl71dP9s/XrwL8a8RrVqAUHBSAePadnNlPmkzQXP/as0zvqUVgyx3cXAYl4E0s3q5Pz D4MQXIVsF6+3KtL0PAl026i4vhJff+9TQMXKTCONW2qzxifaGibHGi42N6+I5hkRrVlFmiSd893 TVtvuTXUOXf16doKuSA== X-Proofpoint-ORIG-GUID: VXvregcoqP28AbWhXjoFfkkHIY1l6kN3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-27_02,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 clxscore=1015 lowpriorityscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 spamscore=0 malwarescore=0 suspectscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605270159 Add device tree include for the CQ2390M variant of the Shikra System-on-Module, a compact compute module integrating the Shikra SoC and PMIC for IoT applications, designed to mount on carrier boards. - shikra-cqm-som.dtsi: Retail SoM with modem (PM4125 and PM8005 PMIC) The DTSI includes the common shikra.dtsi, adds PM4125 and PM8005 PMIC peripheral definitions specific to this variant. Since PM8005 regulators are controlled by rpmpd, so disabling the pm8005 regulators. Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi | 156 +++++++++++++++++++++++= ++++ 1 file changed, 156 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-cqm-som.dtsi new file mode 100644 index 000000000000..dc3861489f64 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi @@ -0,0 +1,156 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "shikra.dtsi" +#include "pm4125.dtsi" +#include "pm8005.dtsi" + +/ { + gpio-keys { + compatible =3D "gpio-keys"; + label =3D "gpio-keys"; + pinctrl-0 =3D <&vol_up_n>; + pinctrl-names =3D "default"; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm4125_gpios 9 GPIO_ACTIVE_LOW>; + linux,input-type =3D <1>; + linux,code =3D ; + wakeup-source; + debounce-interval =3D <15>; + linux,can-disable; + }; + }; +}; + +&pm4125_gpios { + vol_up_n: vol-up-n-state { + pins =3D "gpio9"; + function =3D PMIC_GPIO_FUNC_NORMAL; + input-enable; + bias-pull-up; + power-source =3D <0>; + }; +}; + +&pm4125_resin { + linux,code =3D ; + + status =3D "okay"; +}; + +&pm8005_regulators { + status =3D "disabled"; +}; + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm2250-regulators"; + + pm4125_s2: s2 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm4125_l3: l3 { + regulator-min-microvolt =3D <624000>; + regulator-max-microvolt =3D <650000>; + }; + + pm4125_l4: l4 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l5: l5 { + regulator-min-microvolt =3D <1232000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l6: l6 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm4125_l7: l7 { + regulator-min-microvolt =3D <664000>; + regulator-max-microvolt =3D <664000>; + }; + + pm4125_l8: l8 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l10: l10 { + regulator-min-microvolt =3D <1304000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l12: l12 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <975000>; + }; + + pm4125_l13: l13 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l14: l14 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l16: l16 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l17: l17 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm4125_l18: l18 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l19: l19 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l20: l20 { + regulator-min-microvolt =3D <2952000>; + regulator-max-microvolt =3D <2952000>; + }; + + pm4125_l21: l21 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3056000>; + }; + + pm4125_l22: l22 { + regulator-min-microvolt =3D <3304000>; + regulator-max-microvolt =3D <3304000>; + }; + }; +}; --=20 2.34.1 From nobody Mon Jun 8 17:39:50 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15E043D8104 for ; Wed, 27 May 2026 15:55:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897346; cv=none; b=E+6eLjG4mkrsYYRZZLA2YbOa+y11ysO/vTOtNex65SmghcvJd+D3hCLhkJfMMzLfk2Ufd+L16E+LeQUaD+xm2vRTuomzlvWHSM/KKhAJufVdhDUh/CE5ifG6ThSQM8AlQkixF0xYfc9dAgYaPTNVsVngoglI6DU92RVVMJ8VOcE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897346; c=relaxed/simple; bh=ODfMe8YwpE9zm6WOKy1yvRuBsZs9KnzIUkMMO4tFT3E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RN29AK5s+TP6c48xUR9lmqGi9kKdJE3dI8L90CIPJFbK3ZX0f8HP3PlT8/EV5+jOoQYkM/UWwWNK/CIbyAhs8ffa04GdkVbwQ+OiN5kAhr1fflFq2fS7djCRHpMjh83wunYB+HhB0WZ740KJEiPrqzYb3LVkKJFD0SzUPuNpon0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WU9qjH8r; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=VEXyDDh+; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WU9qjH8r"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="VEXyDDh+" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64RAVB8G1401254 for ; Wed, 27 May 2026 15:55:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=WU9qjH8r9ZMfZOvn xGk4nGQujRa2iT6mIbQ1Cn30NtUcnlZJ4X6H7BwmDPOLLg1uSujPOw2DN41JtqUF lO9O1qTO8PBGkt/5Jop84u9pmUu9JxqBEBGagBdU/1RkvM9f/YH5VAlQSzS0VGaL pFItSV3y2fheiBIWirki7YqVNv7lWVw5wfPNnhG8RleKhxGgIBWpBRm3ZSHZggxG KZUD2X97IV4J/3zvXOfY5j4jExBArQ9dVPZzTMBH+IHCfmMvMUdXi0OBXsQWDJTM ysohmQUHK6micIWZ+R0Twtb4bIXMtygv9LJS6nwAg23zBejgsoP7GlskgNpXwHQW zDsCnA== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4edxxas7ca-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 27 May 2026 15:55:44 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-365d4d2fa04so10980141a91.3 for ; Wed, 27 May 2026 08:55:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779897344; x=1780502144; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=VEXyDDh+54cZv1Xfk+palgHSpMRy2zUrbue58PZdGS2Swyz0hixE0q4Z8tZHVLJOv1 Av/W/nx6CEAi0TyH9isS6u6zAEtH1I541z34hkWEoKMjUygvonfNxErrBL5xKflth7b+ VsvHIqeOMbojCD8wA/rbuiovcFxrgy7ULzgwKqM/Nx/cJ4GQfczc/Xh9xuqZxyWOXNpj gWslUZjVp3YPgiwwnx2tQZ7TbiMZgP33lR3xarCn7pAk0WgX69xGQ0DuHwnzyF8IjF7a RVpTDLbl6DxdcxvWMNyAcZz4b+3WquMoFf4TgwVa4qy4C0M1+xNlMdFaaGDouyLaQvzo CrfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779897344; x=1780502144; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=NxM97o8fgDtI3oPTsPTowOiJmXy3GPmxZp51dAZI6LDoTfGmgG69HiuJoVdr45k0QW 7UtXJ3w3NNcSOaQWBOrmVOEr9xp6BVhP8fjtbUiczgji/YOvmzzb5EbktCqyIMjGo0aO QhYDdX3z6I2ojZYWp++8i+9eBcRf86X5yz1jpSYIie31wtGp1nxKhe8OfCx94nJJsTxd JrHbvjubTVoRCl5bxQwS/+ERRmviS12RzbVvz49cdXdkR8oWqcdIUGQM5EFVIstwOfxG aumrubWlLbTPOXHRwcYDr2f5jqsKVeJs0txi61doINqfh00GL6CsRVtbfT2SsE03dVsX oVPw== X-Forwarded-Encrypted: i=1; AFNElJ+yOZQ03Af7cRquNXnYY71k7X0R1LLXsJq+hcaddzEbxkV3yds+vP44qJS89/kqpFWAeBAVON1pUcf6Ck8=@vger.kernel.org X-Gm-Message-State: AOJu0Yy9Dj963N8qowwZ11Vda3P1SdAEymW2nRWNc7Pnl3bksVOBWkp/ mQ1wjZM690UOoFRf+CftEt2E4Og6mr9+371Wh9Vihc2dYpKnzn6Y8QhSEzlSVoKQl0tzLnexXgO nSC2PRrBpzDBJnSv3JVVOZseNMbzyAvS+chiv9u1zN6aMIvNyx0Y1ioUTQgvV8dTNGek= X-Gm-Gg: Acq92OHZ8mGW24fYKmqBh8Favea+frvaQwQAclVyjgh4mhXmqxJ/E2uj30OPQ0xIi4j sfeP/UMGLZ5165a7f7pEApZKNnZNnc0o9bgex7grgOkwIRAwS7Ohh5mkOBdFhDUyfKVjHMSYlPK cmcij7W3j6X8Oq/R7lPMe9DoCNHAgHUqL7QGQqELXPfStRPaJI6QllxY76n+Y4FbrLqgMFxvv0k hH6B6nsgwfNyRiqnhlatWtUSFZbpPHYIxhrRXijKrJdSkW8c0WN4yDW/sPhDu0U4ayDVws344KO HISeEnkZB+tDcBv+wTmrrOwHJtVy2t/NGiliUzRMJEkTFuSIhZCwsFVrRFjdQ01xYmdiS0+Zy9D FRT4bTLWdtFhJgaIw/A2RcnfGwOY+2ffSstTJ X-Received: by 2002:a17:902:ce92:b0:2bc:a52c:c8fa with SMTP id d9443c01a7336-2beb076ead2mr253425275ad.26.1779897343614; Wed, 27 May 2026 08:55:43 -0700 (PDT) X-Received: by 2002:a17:902:ce92:b0:2bc:a52c:c8fa with SMTP id d9443c01a7336-2beb076ead2mr253424805ad.26.1779897343045; Wed, 27 May 2026 08:55:43 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beff36894dsm1264135ad.37.2026.05.27.08.55.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 May 2026 08:55:42 -0700 (PDT) From: Komal Bajaj Date: Wed, 27 May 2026 21:23:54 +0530 Subject: [PATCH v4 4/5] arm64: dts: qcom: Add Shikra IQ2390S SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260527-shikra-dt-v4-4-b5ca1fa0b392@oss.qualcomm.com> References: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> In-Reply-To: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779897312; l=4539; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=ODfMe8YwpE9zm6WOKy1yvRuBsZs9KnzIUkMMO4tFT3E=; b=jyYeXsEL0Bq3VtQJhwc4rgTZTSMqWvMGcrLs8kjWOWBSArHZoDD/7m3I9UTqNjdmpgWOTDU9J Xt6s/sxjLkABhszm5a2pHyGBWlTP2T7No2xluZ5mUuWi5bjuNwhXpy3 X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI3MDE1OSBTYWx0ZWRfXxXc0uQQvT+7i N60bzl6da02RQr/z9sbidAirp1W03NI8oy7hCu5GiwZOQpV7BpkDBr+VYduJ+ww67QIZnfjsMlT R9UIVr2Xm96jw+P7WmcQI+2BfxRoeqRa5KEMNxAq8vk13PNf4klaV7jHT30dbOwK/FS7e+R9xMS st//3Yo5kPygKf8F9u9z+CIua2anJ3QO+PpH4WvciqvRRhjRWGBtMnujUKhhSCK4FLdq+2K+gTV mZLU1aYHAyGDXtRJePXmdnYlRqToj6rN3DtPyjw901/hJnnuHibMR+TSMETlBN2Mnbu6nzOuygs VF0cYp0vv6ovCFfFJsrAxgGJSU8UVolXcatFQghAC3WtRcc/J+EJYjxwhXTfF/74qgx+HB/vepE HjcV9hzZmHfM/WuH5Zi8CXhD5IB+vPmChGsT0ePfUSCXYv0xkLcAQfAQxZU5crsU3Fe1WCayFYh m5FAAqJbE26O17dNvfw== X-Authority-Analysis: v=2.4 cv=AureGu9P c=1 sm=1 tr=0 ts=6a171400 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=IZjsGcCFCfEoDLf82CEA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-GUID: 1pcMMHJMhSsXnDprP_u6d1wbKftBS1r3 X-Proofpoint-ORIG-GUID: 1pcMMHJMhSsXnDprP_u6d1wbKftBS1r3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-27_02,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 bulkscore=0 phishscore=0 adultscore=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605270159 Add device tree include for the IQ2390S variant of the Shikra System-on-Module, an industrial compute module integrating the Shikra SoC and PMIC for industrial IoT applications, designed to mount on carrier boards. - shikra-iqs-som.dtsi: Industrial SoM without modem (PM8150 PMIC) The DTSI includes the common shikra.dtsi and adds PM8150 PMIC regulator definitions specific to this variant. Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi | 170 +++++++++++++++++++++++= ++++ 1 file changed, 170 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-iqs-som.dtsi new file mode 100644 index 000000000000..73945bf42112 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi @@ -0,0 +1,170 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "shikra.dtsi" +#include "pm8150.dtsi" + +/ { + gpio-key { + compatible =3D "gpio-keys"; + label =3D "gpio-keys"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vol_up_n>; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm8150_gpios 6 GPIO_ACTIVE_LOW>; + linux,input-type =3D <1>; + linux,code =3D ; + wakeup-source; + debounce-interval =3D <15>; + linux,can-disable; + }; + }; +}; + +&pm8150_gpios { + vol_up_n: vol-up-n-state { + pins =3D "gpio6"; + function =3D PMIC_GPIO_FUNC_NORMAL; + input-enable; + bias-pull-up; + power-source =3D <0>; + }; + +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + status =3D "okay"; +}; + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm8150-regulators"; + + pm8150_s4: s4 { + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s5: s5 { + regulator-min-microvolt =3D <1574000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s6: s6 { + regulator-min-microvolt =3D <382000>; + regulator-max-microvolt =3D <1352000>; + }; + + pm8150_s7: s7 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm8150_s8: s8 { + regulator-min-microvolt =3D <570000>; + regulator-max-microvolt =3D <650000>; + }; + + pm8150_l1: l1 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l2: l2 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <3300000>; + }; + + pm8150_l3: l3 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l4: l4 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <975000>; + }; + + pm8150_l5: l5 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm8150_l6: l6 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l7: l7 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <2000000>; + }; + + pm8150_l8: l8 { + regulator-min-microvolt =3D <1150000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l10: l10 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l11: l11 { + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l12: l12 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <1950000>; + }; + + pm8150_l13: l13 { + regulator-min-microvolt =3D <2921000>; + regulator-max-microvolt =3D <3230000>; + }; + + pm8150_l14: l14 { + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1910000>; + }; + + pm8150_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1900000>; + }; + + pm8150_l16: l16 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l17: l17 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l18: l18 { + regulator-min-microvolt =3D <400000>; + regulator-max-microvolt =3D <728000>; + }; + }; +}; --=20 2.34.1 From nobody Mon Jun 8 17:39:50 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F1C2C37FF76 for ; Wed, 27 May 2026 15:55:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897354; cv=none; b=ajXpgSKOGAjRoJvQOzwcVLTk9ut6jxneJyFA5m6Jbct7lIFZKo+DYayUaoQZWEQ//Qq02yHvVDGoZd3yEaGCKA/bT2pbum5zUyiwixww8hF9KwbP9Iv222FdcLg2R1jcrUJHtzXagshRGMNf/b2c6JflavpPkubajwAzqVL7GVA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779897354; c=relaxed/simple; bh=HvHWQtODvdkbR5OShoXL2Hw/tCjBTmKQUX2DDJxZoEw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oEMI/o2jz6YLg+Q9nr5tkuTIGQL8i/iOF6vAY+3H60AGhFuHtufr9UsFHq9njxoXdZBCqOmI8yWi1dk31XGlSUNTPpc1EV22B+ixVvNQRIpUZYFTLHcKxgidNh69KV5jLAlj73R04wV3cr1fHyF2Sccq98klSp0YmoM4Bq8whL8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=AZtKcxlE; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=dXbUQ0h2; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="AZtKcxlE"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="dXbUQ0h2" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64RFmmAS3830817 for ; Wed, 27 May 2026 15:55:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= A4kQsxb/SwdSnGsDD4VNnccmJf5zbiuW9tHo31lzG8o=; b=AZtKcxlEuoJwI5wd jms0730lfxqaT4+HB3j+oIaNOcZAGFDI2v7aWXU/sHDypmHp8MaSLou958mdrEOu PewFGxBArtWcyrGCXafUwIx86gXqqe/claY9Do0GqHqMfYFx8FgZBQ4mrwX+8SNT JyZ6aOm0vPBo0+V0UlBAL1I3AkSAb4RGF5Kv0CBIVgb/T5tm3EpXnJ7WCmt3SUih GCo3Cw6+K6cP1VRTFQgdscAsGnGIRcX+G7MvWwc5GYWM3ikREKoC/h5IPFDER55p 6pKSsHtLEAFhYyCxFAucr/MsbRhffLO4OuGP/5+fk+8/S0/hsAe2LutPKQG/HZu3 jKRJpg== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4edn17kawd-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 27 May 2026 15:55:52 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2ba054e0304so103290905ad.0 for ; Wed, 27 May 2026 08:55:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779897351; x=1780502151; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=A4kQsxb/SwdSnGsDD4VNnccmJf5zbiuW9tHo31lzG8o=; b=dXbUQ0h2MJ1mPCoBNlcdt7yqSWTtLjVw2xpplj3qZoruT1bBsUNK+cicqT6U3Igy36 0J47ykp0kjMDSgNZP/KWoT83km6SSvMa8pk7a1PPPe6tYO6DnkRJmSEoDwvJuSetZ/8U l5vhl/F3aN1g3j8aYgNCANtgSPT0mz517xx58DnXl7yQ6scp844P2Wy6tnI0dqZ0F5do GufV1RUaSvk2jJolv5Lk76ngzBLxpKFzrGzss7oxp/JHvzjKhN1lBGZcyaMthi9FobIu w1cZCSSw2/SY4xkL/cL7g1Z9jJBe4GIMvR6LgCKD2m5m18DV5fYGGttIcKYL022kDhzF R5Yw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779897351; x=1780502151; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=A4kQsxb/SwdSnGsDD4VNnccmJf5zbiuW9tHo31lzG8o=; b=Qq9BF0i6PyfS3weAy4z7xnfJZS/sLRWoSBG8jnnqdiI4nluk1qp8Cm9B1iQ7EjOmMk BErweoWyEx4T29jwTjEU/PYQ2XLEWmPi3+m9L5sxtGZWsRbpvfcEH8M7JkWZuI0LUGqS +Ur6AJU/mls30wcKD/DSWOKSxkpQ4TsHqFmOEp0c2ttU+W4wZbId+oYFdtkDmR4tYecC q7smgbG+V3DHuXWcdNifBoKYcc8/+S4o4+WWnQMPO7IRG0TUorJynqQqQRap2cHeUJnv zC/KOg7FnU47dyIxdtBvmIDghCCGnTka8/GJU7BMzz0skpLpwon/TE0TRMGwcXdTmYDc Du3g== X-Forwarded-Encrypted: i=1; AFNElJ8EF4ae3CTygc8jl5bEjiU9BqIHPJd9W4fcGJTwYC2CZww+4Jg/T7tflB4fWfWg3gkLeyKLqJm7vrIPjQY=@vger.kernel.org X-Gm-Message-State: AOJu0YxPbtEmWZfvGMC0bq9WPE/Hv6Cs5e/r3hB22snyCSxym9JAqOLV cr82lWQU3xwtkmZViaw/colcHjoN7p1U8nyWFKCPNABXF7FkexSM9RxibKF8MkKMI8VWVrrGCpR qpmMsQ57Lol1Ag9+vdOqs5hESUnf+vl4T2dl7c+s+qDrCJn+OaxpENLRHbfaz8LZBKws= X-Gm-Gg: Acq92OHeWXz6lcTxF8wxLyolnC0ROJ0NrPZrjKdnifGV2smc7eeSe2bxXL2hI6zGV+E 0UwOzFaga/h1Vnj9kGBJwuCQ9K8n0RHWvMuN7ieXmQ9WGYPJJLVCldk6Tlbd8hBp1Hh/Opxp5pv CCw8FvgXicDnt0d7PvUy3KaZlkGW99QW8RWCWYYAxgqA6CoBXBGGc9lOO9+6+PBDOgjR8/VACXf wvHfJZAVRunkyTk1rydnUfrD8D2ajZUgNpB80bvzatemDYZvyEcPtOkqXIH2nfd3/nvLJjk0dXu 5Fi1OYg25USZaQlLdKxUxXOvT8aau4RMbR6gdQtsUqCd/GAGUFdvPjjDNqMrdmeWJiqTL28dhzp GB+KU/4v+khuaFS8jpQzRDGqyNTix8Ye0pbnd9XR+evcBaEw= X-Received: by 2002:a17:902:cecc:b0:2b4:5bf8:a7e1 with SMTP id d9443c01a7336-2beb07db515mr213933055ad.6.1779897350944; Wed, 27 May 2026 08:55:50 -0700 (PDT) X-Received: by 2002:a17:902:cecc:b0:2b4:5bf8:a7e1 with SMTP id d9443c01a7336-2beb07db515mr213932705ad.6.1779897350399; Wed, 27 May 2026 08:55:50 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beff36894dsm1264135ad.37.2026.05.27.08.55.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 May 2026 08:55:49 -0700 (PDT) From: Komal Bajaj Date: Wed, 27 May 2026 21:23:55 +0530 Subject: [PATCH v4 5/5] arm64: dts: qcom: Add Shikra EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260527-shikra-dt-v4-5-b5ca1fa0b392@oss.qualcomm.com> References: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> In-Reply-To: <20260527-shikra-dt-v4-0-b5ca1fa0b392@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779897312; l=6252; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=HvHWQtODvdkbR5OShoXL2Hw/tCjBTmKQUX2DDJxZoEw=; b=9aVwEfhHsc3GCcWm2nE5kJZ9zjUyeZFFN7qlfys63SIT/1ta8//sEJXOY5+Id1QTyy1QHiQhr b3fH5CI16OMAEfviUkShkfmILVkrnbqq9R2n4vMNGn8K840Wlo0CMwR X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI3MDE1OSBTYWx0ZWRfX9w/LxXTL1fiL Tzn7A5pPcECqNMOtIChghq3pkJU9hpTfx4Vg5Z3Fpv702qqZGOoApkc4/b2CAERpgNBvh8sPZ9b OzOEJ79LHOf4mt3ZtT4dWRGSlJMKZI1XlWHVrACfVNHZUkHbhK28eYG0l0CqhYDLkPPgg8jl26l zE3JBc8l+6sa4ZV5L8QqOKVc3VwKxqQOXpf+10PXMK5Hk0GZi1M4ut71j4CHdfCUBQPrWYvIUcC XooFibe10fK5KHe3+hZg1XyKwUPxg77z4XZF8vv8KY3dQ2d8pWaR0YXxnNmUzloIt82l7cTfIKf AMHwndN90YVZ/bGXpMtwJPb60dnnpD60fKrxfG07dyR1P06Lc2cB6fXLtAnLxqc0n7iCHCxoFrT GlFs78aB4zsihlU8HX/d/JKCE37fqw== X-Authority-Analysis: v=2.4 cv=R6Uz39RX c=1 sm=1 tr=0 ts=6a171408 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=TizygBHPM-tQ0bhc_XQA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: ftuT4GIYRaaSIQa4SuvSWjkphV4KnZLM X-Proofpoint-ORIG-GUID: ftuT4GIYRaaSIQa4SuvSWjkphV4KnZLM X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-05-27_02,2026-05-26_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 adultscore=0 suspectscore=0 spamscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605270159 Add device trees for the Shikra EVK platform, which combines each of Shikra SoM variant with a common carrier board. Three EVK boards are introduced: - shikra-cqm-evk.dts: pairs with CQ2390M SoM (retail, with modem) - shikra-cqs-evk.dts: pairs with CQ2390S SoM (retail, without modem) - shikra-iqs-evk.dts: pairs with IQ2390S SoM (industrial, without modem) Also add shikra-evk.dtsi, it represents the common carrier-board and daughter-card configuration shared across all Shikra EVK variants. Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Reviewed-by: Konrad Dybcio Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/Makefile | 3 +++ arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 40 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 40 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-evk.dtsi | 15 +++++++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 40 +++++++++++++++++++++++++= ++++ 5 files changed, 138 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 795cee4757ab..3801f280c8cc 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -333,6 +333,9 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-huawei-matebook-e-2= 019.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-lenovo-yoga-c630.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-samsung-w737.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdx75-idp.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqm-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqs-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-iqs-evk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4250-oneplus-billie2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4450-qrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6115-fxtec-pro1x.dtb diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts new file mode 100644 index 000000000000..0a52ab9b7a4c --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQM EVK"; + compatible =3D "qcom,shikra-cqm-evk", "qcom,shikra-cqm-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts new file mode 100644 index 000000000000..b3f19a64d7ae --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQS EVK"; + compatible =3D "qcom,shikra-cqs-evk", "qcom,shikra-cqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi b/arch/arm64/boot/dts= /qcom/shikra-evk.dtsi new file mode 100644 index 000000000000..d0c48bad704c --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-evk.dtsi @@ -0,0 +1,15 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +&qupv3_0 { + firmware-name =3D "qcom/shikra/qupv3fw.elf"; + + status =3D "okay"; +}; + +&uart0 { + status =3D "okay"; +}; + diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts new file mode 100644 index 000000000000..3003a47bd759 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-iqs-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra IQS EVK"; + compatible =3D "qcom,shikra-iqs-evk", "qcom,shikra-iqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm8150_l17>; + vqmmc-supply =3D <&pm8150_s4>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; --=20 2.34.1