From nobody Mon Jun 8 22:51:26 2026 Received: from mail-pg1-f182.google.com (mail-pg1-f182.google.com [209.85.215.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 919C71EF09B for ; Mon, 25 May 2026 22:01:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779746505; cv=none; b=WItonSuAS/cHNck21NFk2xRBSOYD/3cPjZEof34ozBEGBSrTIOUtsIPtAbJVLnTviiBEPaQzCOd9nwcaybo/QfAFyX2iJRv4Iighl6WgBGev47ayIu3+SJs2U4ptze3MPd4FnwDwyHr9lrS+KTa03s+laU0EYTl+Aq9xN9+HxXw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779746505; c=relaxed/simple; bh=6uBZcvpHVG9ghMmyfS/bczxD/gV3gurTm4gN5EMIuSQ=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=YJVotG8bsWJaRQvitebEmkfxzofwoKXYZDxX4VU1NCKHPi3M7PbjuWtTtUnxVkkHC94D7BZGGTEcXSp31rOz1zbMSqR7YpXjamC8tRe4x988SJh3LKUxQuEcJzGFgKYK6qePnxwJ6EJHQBAjsAvBYeVno/8BYaSi4g8N6TNaWb0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kV3BwLVn; arc=none smtp.client-ip=209.85.215.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kV3BwLVn" Received: by mail-pg1-f182.google.com with SMTP id 41be03b00d2f7-c8025aecc40so4609619a12.0 for ; Mon, 25 May 2026 15:01:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779746504; x=1780351304; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=k7NKAW/ulkmG6NXCszZo+vmmRfLFaqedn1kwzn4OXVM=; b=kV3BwLVnXBHkc5dV9v8ZhShidwKIw4trhK21aU+r8aMcWxJfhVaPuykG1dTU8WdSNy c+ChPnUbdm1Px8fq76YiD8pnaDaiD+cegr9bDrkjFD0gPmBPJhlU/xDhRw+e7qyocUXT kI5btX1p5kv4c5CC8jEgvlt9FhTLA+9gqwAW1x6sHojzBFSJwnvr7NCDY3AQEYvW3XqW 9OBQUqAIoMu7QtO4iKWyKT3eZTnWcECeYMMlGrjkgkDGF/xDrOtQl9QE9Clo2zfk6c11 GNXKO8OZ/K9tybQTxDmW6zY+FNiJn6yBi5hCslwR/whwd36sPhkD0mAn2ghxCvNRo7Uy IvYA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779746504; x=1780351304; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=k7NKAW/ulkmG6NXCszZo+vmmRfLFaqedn1kwzn4OXVM=; b=TaR+j7Fxt/cjCWltt2bAxDANkLEcVx8UxMZTMzhvl0nyM2FcuZ0mXEaGOqVZqQGFCg aDkzroRhYizRmTaP5shuOpASlhTANcC5y0BTMEekJ3AITzF6XPn1/KB6ikj7yKQ+onFW 9IfK74q7o+c7BYvZYgTuDmBfwwRhpU43hXJ1UhtedZEqhBQm6RrBl9A0Pn8HlZNHGxbM gNUXpEuGwDDQR9yoTuL0a+jRs1tbob7C5bxN3e4GHS0N9BFRN4PDMloJOW/6PMSGMRLw 2rXIEsn8F4I+ZzRW3l0TZ80Vv+Ve2q0eL179QHrBBRXKlmtYeQSqewKRfOZBIFfbNCJl jneA== X-Forwarded-Encrypted: i=1; AFNElJ+n6Kn6STgNz8sRKtio2AwWQwWS5RDVZK69T2LA7MtmTHW3zorCi1POgcUAyZOx9UCLc5lqGV9kiB8vX+E=@vger.kernel.org X-Gm-Message-State: AOJu0YxvVAcnyN+O1lRU5dG+JMNJYPSm1rc+2voAL1QHe6x0tJ6i61Ia HHp6kPOpE5ZcDfQi7KHRgelovW2caiGZo7zII0F9UtRLH+xEQoiVe7UO X-Gm-Gg: Acq92OFTX155Jaiz6umF+DZhdadzdgXa/k1E+Cm/+wTDOGR7PF5Gq3uMjn11du6rFhh msgSsC8ygUdX5dLtoG41btKdF3q+ui/uxrLS5bL7ZcY0/cPrlehCxcD19kMbMjx8IxT+hU3Z/Se 2wOTQygr9D0zwdq/pbALKE+j8TOpBFZhtCCyfC5lJLMgcyRqkJBQ8eoGglB62L6Z8E7bUAVSKFx GEzXtpqr+yMT7255HtUl69SMceUJ6esVg+GOqWt+Qqz0g8rmRvcN4tS/Ghu113+EhRzZNVC+LTH H1yR4siOn60kWn4wfyNZE8VRtdlkctxYGd1MX5CW7z9+9LmXt64kkC1Dw1B8+4R78sO78c2aRuQ 9IYBAxRlvGmK9yK76xlew7Yxx3xp13ztI/O638XAFb3/Er6UXUzXG9m3OJQO4E7QHu74Odxzjbt jipyphTVkZcofSZRibTfG2UV/ll7rPIyvShURLkFL+UXdYYqfbfo58kQ83ptKo1xLncMJnnbqg5 tGJdDKI9ZqL3stcmJDridQ2E3PPVQmXYPw= X-Received: by 2002:a05:6a20:d80f:b0:3a3:128f:1c77 with SMTP id adf61e73a8af0-3b329541ab3mr12825168637.12.1779746503829; Mon, 25 May 2026 15:01:43 -0700 (PDT) Received: from ryzen ([2601:644:8000:5b5d:7285:c2ff:fe45:8a32]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84164fe0bb8sm9526514b3a.51.2026.05.25.15.01.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 May 2026 15:01:43 -0700 (PDT) From: Rosen Penev To: linux-gpio@vger.kernel.org Cc: Geert Uytterhoeven , linusw@kernel.org, Kees Cook , "Gustavo A. R. Silva" , linux-renesas-soc@vger.kernel.org (open list:PIN CONTROLLER - RENESAS), linux-kernel@vger.kernel.org (open list), linux-hardening@vger.kernel.org (open list:KERNEL HARDENING (not covered by other areas):Keyword:\b__counted_by(_le|_be|_ptr)?\b) Subject: [PATCH] pinctrl: rza2: embed pins in the priv struct Date: Mon, 25 May 2026 15:01:26 -0700 Message-ID: <20260525220126.93990-1-rosenp@gmail.com> X-Mailer: git-send-email 2.54.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Turn the separately allocated pinctrl_pin_desc array into a flexible array member of struct rza2_pinctrl_priv, annotated with __counted_by(npins). The pin count is now computed before allocation so struct_size() can size the combined object, collapsing two allocations into one. Assisted-by: Claude:Opus-4.7 Signed-off-by: Rosen Penev --- drivers/pinctrl/renesas/pinctrl-rza2.c | 26 ++++++++++++-------------- 1 file changed, 12 insertions(+), 14 deletions(-) diff --git a/drivers/pinctrl/renesas/pinctrl-rza2.c b/drivers/pinctrl/renes= as/pinctrl-rza2.c index 8618f32ed26a..42c228b860a4 100644 --- a/drivers/pinctrl/renesas/pinctrl-rza2.c +++ b/drivers/pinctrl/renesas/pinctrl-rza2.c @@ -44,12 +44,12 @@ struct rza2_pinctrl_priv { struct device *dev; void __iomem *base; =20 - struct pinctrl_pin_desc *pins; struct pinctrl_desc desc; struct pinctrl_dev *pctl; struct pinctrl_gpio_range gpio_range; int npins; struct mutex mutex; /* serialize adding groups and functions */ + struct pinctrl_pin_desc pins[] __counted_by(npins); }; =20 #define RZA2_PDR(port) (0x0000 + (port) * 2) /* Direction 16-bit */ @@ -289,21 +289,17 @@ static int rza2_gpio_register(struct rza2_pinctrl_pri= v *priv) =20 static int rza2_pinctrl_register(struct rza2_pinctrl_priv *priv) { - struct pinctrl_pin_desc *pins; + struct pinctrl_pin_desc *pin; unsigned int i; int ret; =20 - pins =3D devm_kcalloc(priv->dev, priv->npins, sizeof(*pins), GFP_KERNEL); - if (!pins) - return -ENOMEM; - - priv->pins =3D pins; - priv->desc.pins =3D pins; + priv->desc.pins =3D priv->pins; priv->desc.npins =3D priv->npins; =20 for (i =3D 0; i < priv->npins; i++) { - pins[i].number =3D i; - pins[i].name =3D rza2_gpio_names[i]; + pin =3D &priv->pins[i]; + pin->number =3D i; + pin->name =3D rza2_gpio_names[i]; } =20 ret =3D devm_pinctrl_register_and_init(priv->dev, &priv->desc, priv, @@ -482,12 +478,17 @@ static const struct pinmux_ops rza2_pinmux_ops =3D { static int rza2_pinctrl_probe(struct platform_device *pdev) { struct rza2_pinctrl_priv *priv; + int npins; int ret; =20 - priv =3D devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL); + npins =3D (int)(uintptr_t)of_device_get_match_data(&pdev->dev) * + RZA2_PINS_PER_PORT; + + priv =3D devm_kzalloc(&pdev->dev, struct_size(priv, pins, npins), GFP_KER= NEL); if (!priv) return -ENOMEM; =20 + priv->npins =3D npins; priv->dev =3D &pdev->dev; =20 priv->base =3D devm_platform_ioremap_resource(pdev, 0); @@ -498,9 +499,6 @@ static int rza2_pinctrl_probe(struct platform_device *p= dev) =20 platform_set_drvdata(pdev, priv); =20 - priv->npins =3D (int)(uintptr_t)of_device_get_match_data(&pdev->dev) * - RZA2_PINS_PER_PORT; - priv->desc.name =3D DRIVER_NAME; priv->desc.pctlops =3D &rza2_pinctrl_ops; priv->desc.pmxops =3D &rza2_pinmux_ops; --=20 2.54.0