From nobody Sun May 24 17:49:39 2026 Received: from mail-pf1-f177.google.com (mail-pf1-f177.google.com [209.85.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 55C8A33D6E6 for ; Sun, 24 May 2026 13:14:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779628442; cv=none; b=U5bxljO+jpO+pIUJidOKXEmrWmxwzjsTUXty45+cCflyq1cNn6/8Wx4evjqcpnhwJ9R4kMTY9MsavNq4A2nEmSfB1w2uKHGsHn5gMpw9/t9vjkmu8w2Kq9uBC43YfqFU/XYRBa2b33Kcrv/5fsppgdHKdCc6MoHOyqmhj85jVMQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779628442; c=relaxed/simple; bh=wGNzlCHvzlwnAIj+zHbs0ITocqVJSpRtaZKTraawJJY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HKHLCDVpj7OHLTpRwTu/8LToei6Sev/EVV1xUeqPogz1e8zYGyf3BDzBVkGpuAFmHbGGWsjVl5gZ/MZur3fdY31dPeEC5UsjdVAABAhR/D6mfpMDJLtaUoeRV51jiM6ZTul1bvNRhO8EA7hj0EdUGyp2XJJ3p0IXHCtL51gc5YY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=c9E8K4gn; arc=none smtp.client-ip=209.85.210.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="c9E8K4gn" Received: by mail-pf1-f177.google.com with SMTP id d2e1a72fcca58-837b39eb078so6053075b3a.2 for ; Sun, 24 May 2026 06:14:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779628441; x=1780233241; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=MpkOdUQXFGxFQhG6DWzjgHAT1NVWSs4rv/hq+MavDrg=; b=c9E8K4gn/LV0viofmYhGSLzuP5aiDTChD3eCA0l9k2ofNWkr0MAMl+XbmJ60216Zcw VM1ZtKSW7Ety2AiN4DyOyY91bwO2gVZdEnNQJQm9CeAIwQCOz8vCDBOktkz8or414VWA mLuaK8lUhoHfxe3BF0Mi/nv/MVNMgWdwk3+cgkUX/u0QTHTxL+WT17RGzn4nk/bNMWdL dV4SX5oxFMugGV7C/p9DYEZodPtfj9aJezlpFIpSdQxvSEsE2Rjn5G9IyCOtnQlqeK5K Po+IrB8LQvD8Fb1qKGafj6nQPGHEwi7HOmyH/thA3MAve70I3LUOxLszAtDoX5mEB9yn fD4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779628441; x=1780233241; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=MpkOdUQXFGxFQhG6DWzjgHAT1NVWSs4rv/hq+MavDrg=; b=B4kC/HIFk4FerARCT8kzHXqKC0NADnnGzkTQAXcPPORy4p21N+/XzFAcYURcaCSzMI OEPPQnexn+8S+9GiK9wN3+bVFrJ65KwWEFO4Pb2tgRME9AGA80PFXYbaGb9xBFyFNoPJ lrXOL5wk1nRtXxVDNqGJ9edMiYh7GOd+ZgE3hR/8gTRl+OOWvUh953NaAlJN1fAHTjnq GG4IexGu+2DO7YUsfMcncrn/WsqElrfIJbh62PYqYxLZumSMTBVUFxEoK0eazYSdVSOE LgJzr6/nTHiRfRwsmb9sLM3NTQan6y+iSfftlBM77hYFiulH7gpapIdOQlYX1SXRZXJp ZFZA== X-Forwarded-Encrypted: i=1; AFNElJ/AYEoDCqOKR/3cEbsRguCDJzZCUYtJOS7wmkw34xq5rvFxzpoGNygERpU8hFaEzpqEm2ZDXlbp7uGNyTk=@vger.kernel.org X-Gm-Message-State: AOJu0Ywa96GGMuoMp2SNzagJO7D0fjEeYrbGrcRL+1OcRpfJnCu5cPem laMPU0IkVhTzM3WlIM+ul+yp0U2oD56GYxYM1ovGOkKxKI83qAGgwZWA X-Gm-Gg: Acq92OGTQFBJFQvwhqWIeU/s58j4ZBRSo+dyOVPJcwEjdrk6I26s1vnZa4rzVIRzi/o MSru+Sbleg+KhGg/7BMeJ3d8YuiEDowfn4M6BziITub4MxEUqYLOoPOtuQT4qzzGPrAb/fWt1+g hZNG+7vRrvGmBp74yCqjZawCAIw28y4POmDebBbcOMh7YoGezibSx3rpchmvuXzNu/ZJ6iYnlTn qN5+MX/9Tih2vxkarbS4zSN2hZqxQN3zA23bhFPiY3wYlLH2KVSOvUdgCpiP9MuONCOhvR/g3um 4Axjij5DyqaHafOvfWjkH2wcIpiDQHpdwvO1zHYVD+aGjbtMLLcwlSF5ml0qCqpFH0NTkeMtrE0 eeaOqKWXJtEBtZXODB7gZsYHPEllwaFfnnBceMjUZeWsePzpvhr4Xk7dqxcA/7ltZBYZ4KY2kyf imQwQ94lTNCaetB0MUsWuKes57DpE= X-Received: by 2002:a05:6a00:298f:b0:835:443e:4bc7 with SMTP id d2e1a72fcca58-8415f3fcafdmr9374677b3a.13.1779628440534; Sun, 24 May 2026 06:14:00 -0700 (PDT) Received: from guoguo-lecoo.lan ([104.28.159.63]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84164fb28d5sm7163128b3a.41.2026.05.24.06.13.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 May 2026 06:14:00 -0700 (PDT) From: Chuanhong Guo Date: Sun, 24 May 2026 21:13:06 +0800 Subject: [PATCH v2 1/3] riscv: add Siflower RISC-V SoC family Kconfig support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260524-sf21-topcrm-v2-1-4527aae05c3d@gmail.com> References: <20260524-sf21-topcrm-v2-0-4527aae05c3d@gmail.com> In-Reply-To: <20260524-sf21-topcrm-v2-0-4527aae05c3d@gmail.com> To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Yao Zi Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Chuanhong Guo X-Mailer: b4 0.14.3 Siflower RISC-V SoCs, including SF21A6826 and SF21H8898, are RISC-V chips with T-Head C908 cores for home routers and gateways. Add a Kconfig entry named ARCH_SIFLOWER for them. Notably these chips uses ARM PL011 for UART. ARM_AMBA is selected for its driver. Signed-off-by: Chuanhong Guo --- arch/riscv/Kconfig.socs | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs index c174ac0ec46b..7c412b2bdbe1 100644 --- a/arch/riscv/Kconfig.socs +++ b/arch/riscv/Kconfig.socs @@ -37,6 +37,13 @@ config ARCH_SIFIVE help This enables support for SiFive SoC platform hardware. =20 +config ARCH_SIFLOWER + bool "Siflower RISC-V SoCs" + select ARM_AMBA + select ERRATA_THEAD + help + This enables support for Siflower RISC-V SoC platform hardware. + config ARCH_SOPHGO bool "Sophgo SoCs" help --=20 2.54.0 From nobody Sun May 24 17:49:39 2026 Received: from mail-pg1-f174.google.com (mail-pg1-f174.google.com [209.85.215.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3B1321CA0D for ; Sun, 24 May 2026 13:14:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779628456; cv=none; b=icNK5ojsjz9bwTmT7jKrH2giuXrzXkLtnaQsw+SaK8HN24Lv7AcdcHz3kHWLUMdJExo7zcdZsrqtqgGMY3YOEBPFL6q0H4dn4+igVZB1Lww8SRXQrXDe+GrFJ+z4WjlFJkaI3NLzX3AL5XqWbLyUvJ7DYr5iiltrBILOfRwvZJA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779628456; c=relaxed/simple; bh=5jZkQrWzMPJkfIzX3S7BWaNjPUf8WyPLKrjNr6dDhoQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FpzCSMD6L45Px4jQFwZZb1tWPhbL2VutA6tb2wkNCECgZLWC2Di2E5/C5UYa/7qzA1b45N2rM7QP2TGvmnX2LPSg6YWgI+AhOpjT+07quODLkllwZS0veABeMWF5c8p5/mvD77pyvCzq/w9b3VjwvBX/U85ROhZG/+V0pcERYfs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QoZO9iYi; arc=none smtp.client-ip=209.85.215.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QoZO9iYi" Received: by mail-pg1-f174.google.com with SMTP id 41be03b00d2f7-c7980c060cfso3660081a12.2 for ; Sun, 24 May 2026 06:14:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779628454; x=1780233254; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=TE8wJ3jlNRIEeJNM4GCaChXdFFOYYazZzeu2MkBYm4Q=; b=QoZO9iYi7O3arR3YafQ5D4r1iH/dVnURt/IW1C43rsBsStdxkC+LlB698SuJ9aw3Go T80ZJelaTQ4iyUsufyg3AVfQzaDByBYip9gFlHgJfIFntLf0qqjQd0wSDbXwZsMftZWv hsEpfa8VWvrOs3HN2R4OXHn1Pf8uyJMncXgBjKsUARruVO4jAC6c8meBf7Y4mWfAlC/g w59iZPJZ2Ueacs5Jf98su7/wf6/oa8SOc3q8i8QqR2EfqEaSQbvmuuAAi2FCL1y6lLZW Z+EPbtpmTt969ZOoqnQR5ob56kjV3Nabkv3IPzp3wT2IGvw2WJqee79r9c5zLMAzLXeM wViw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779628454; x=1780233254; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=TE8wJ3jlNRIEeJNM4GCaChXdFFOYYazZzeu2MkBYm4Q=; b=foBiFGwA/GV5s43Hxbc2jUwKBrtWhUdUkG5mansuTiGF5ahojGx5fDlB4iucly/Ndt CPBFlcxFTkhMX84Wc3WCknS8km/+TC9Bm8h6enE9VuiGcvsCRdeOvn7ajFWnmsBnZi24 S5Ej/z2alGSh3uymCRVPSaWxmQ/KzXQIcJa73L030VNDlBqFt3W+NBmIZZIfdVSvOmj+ XaULVcOE9XbEOmRq3DMFHrbprzIh+R7LzPEiB0PPX3rpbGvdu1RLxGaorbj1FQDHHruD PYzvoOrMWK3sXs15Rlr0heu5GxdnICtak2K5gjlnsQ+xle0upU1RfalRxMCdqPEIXPkE Nh/A== X-Forwarded-Encrypted: i=1; AFNElJ8UJ8L1A7kAKxB5jeavug3IKMtRL4hfztEV9zpFypUnNsauhGrJ+meMUV93ye7SdO9BVdgz19KCsma9eaU=@vger.kernel.org X-Gm-Message-State: AOJu0YxvDsU0O5mBaYn6QdK3OfzzcWWY1rc2tlYUdaPFb/QBRVz/y7sk elS8MU45p/oYGTtU92ZTcamZyNQNshiZtZUTMQwZkbFkccIMHWH5Lgy1 X-Gm-Gg: Acq92OGucq4gHyGd007AHsSopuVQTGjno+dVD4muVv+O8Emd3SHBehm7UciqtMD/TPu C/b7SLhDbzVSvQwvzTQ+QZsa1I3E52T6qcoIPYYdtIEKGX2j5h7BQywCWqyxrLdnqW6266BoaNu ac4s4jSjPPIg/dHUAbpL17uP2a4saCrFLL10C0la4Ze830E3s5mG1sXO1+hWNE1TWAXgXFuUL9W mTlMyAj6MUD6gZuh5MGQ564/o1sbqg6kCYSNuqCgiO/kgI09kj0O9iqc8ZCKaLvKWJRRiS9gy4p FKIVTUezKsQsHU7bLZj4ygIgTWwGQDwWiAeg6+vuG6KMrU6ME1TZ3jzM0yrE+YrNjYLLxYY4mA4 FyuZr7TBIFNcfaEs+O7mEJt5gVpiLXlZLYY9YI0b+Q6shDDu50V85WgihQeck7UikPz/rPRW5Yp FnQEGqkEmzyTVVggEkkVvn5tSRbAQ= X-Received: by 2002:a05:6a00:10c9:b0:82f:70a7:4a25 with SMTP id d2e1a72fcca58-8415f3640d3mr9954766b3a.35.1779628453867; Sun, 24 May 2026 06:14:13 -0700 (PDT) Received: from guoguo-lecoo.lan ([104.28.159.63]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84164fb28d5sm7163128b3a.41.2026.05.24.06.14.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 May 2026 06:14:13 -0700 (PDT) From: Chuanhong Guo Date: Sun, 24 May 2026 21:13:07 +0800 Subject: [PATCH v2 2/3] dt-bindings: clock: add header/doc for Siflower sf21-topcrm Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260524-sf21-topcrm-v2-2-4527aae05c3d@gmail.com> References: <20260524-sf21-topcrm-v2-0-4527aae05c3d@gmail.com> In-Reply-To: <20260524-sf21-topcrm-v2-0-4527aae05c3d@gmail.com> To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Yao Zi Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Chuanhong Guo X-Mailer: b4 0.14.3 Add the device tree binding header and binding doc for Siflower SF21A6826/SF21H8898 toplevel clock and reset module. CLK_ETH_REF_P is a clock name that exists in the vendor datasheet. This clock connects directly to CLK_PCIEPLL_FOUT2 and there's no clock gate/mux in between. An alias is created for this clock to make available clock names align with the datasheet. Signed-off-by: Chuanhong Guo --- .../bindings/clock/siflower,sf21-topcrm.yaml | 60 ++++++++++++++++++= ++++ include/dt-bindings/clock/siflower,sf21-topcrm.h | 42 +++++++++++++++ include/dt-bindings/reset/siflower,sf21-topcrm.h | 25 +++++++++ 3 files changed, 127 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/siflower,sf21-topcrm.y= aml b/Documentation/devicetree/bindings/clock/siflower,sf21-topcrm.yaml new file mode 100644 index 000000000000..3782d9c32370 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/siflower,sf21-topcrm.yaml @@ -0,0 +1,60 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/siflower,sf21-topcrm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Siflower SF21 toplevel clock and reset module + +maintainers: + - Chuanhong Guo + +description: | + The toplevel clock and reset module on Siflower SF21 SoCs manages + the main PLLs, high-level clock muxes/dividers/gates, and some + reset lines. + Available clocks are defined in: + include/dt-bindings/clock/siflower,sf21-topcrm.h + Available resets are defined in: + include/dt-bindings/reset/siflower,sf21-topcrm.h + +properties: + compatible: + const: siflower,sf21-topcrm + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#clock-cells": + const: 1 + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - "#clock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + #include + soc { + #address-cells =3D <1>; + #size-cells =3D <1>; + + clock-controller@ce00400 { + compatible =3D "siflower,sf21-topcrm"; + reg =3D <0x0ce00400 0x400>; + clocks =3D <&refclk>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + }; + }; diff --git a/include/dt-bindings/clock/siflower,sf21-topcrm.h b/include/dt-= bindings/clock/siflower,sf21-topcrm.h new file mode 100644 index 000000000000..1b2e3cde931a --- /dev/null +++ b/include/dt-bindings/clock/siflower,sf21-topcrm.h @@ -0,0 +1,42 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ + +#ifndef _DT_BINDINGS_CLK_SIFLOWER_SF21_TOPCRM_H +#define _DT_BINDINGS_CLK_SIFLOWER_SF21_TOPCRM_H + +#define SF21_CLK_CMNPLL_VCO 0 +#define SF21_CLK_CMNPLL_POSTDIV 1 + +#define SF21_CLK_DDRPLL_POSTDIV 2 + +#define SF21_CLK_PCIEPLL_VCO 3 +#define SF21_CLK_PCIEPLL_FOUT0 4 +#define SF21_CLK_PCIEPLL_FOUT1 5 +#define SF21_CLK_PCIEPLL_FOUT2 6 +#define SF21_CLK_ETH_REF_P SF21_CLK_PCIEPLL_FOUT2 +#define SF21_CLK_PCIEPLL_FOUT3 7 + +#define SF21_CLK_CPU 8 +#define SF21_CLK_PIC 9 +#define SF21_CLK_AXI 10 +#define SF21_CLK_AHB 11 +#define SF21_CLK_APB 12 +#define SF21_CLK_UART 13 +#define SF21_CLK_IRAM 14 +#define SF21_CLK_NPU 15 +#define SF21_CLK_DDRPHY_REF 16 +#define SF21_CLK_DDR_BYPASS 17 +#define SF21_CLK_ETHTSU 18 +#define SF21_CLK_GMAC_BYP_REF 19 +#define SF21_CLK_USB 20 +#define SF21_CLK_USBPHY 21 +#define SF21_CLK_SERDES_CSR 22 +#define SF21_CLK_CRYPT_CSR 23 +#define SF21_CLK_CRYPT_APP 24 +#define SF21_CLK_IROM 25 +#define SF21_CLK_BOOT 26 +#define SF21_CLK_PVT 27 +#define SF21_CLK_PLL_TEST 28 +#define SF21_CLK_PCIE_REFN 29 +#define SF21_CLK_PCIE_REFP 30 + +#endif diff --git a/include/dt-bindings/reset/siflower,sf21-topcrm.h b/include/dt-= bindings/reset/siflower,sf21-topcrm.h new file mode 100644 index 000000000000..fa700accff54 --- /dev/null +++ b/include/dt-bindings/reset/siflower,sf21-topcrm.h @@ -0,0 +1,25 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ + +#ifndef _DT_BINDINGS_RESET_SIFLOWER_SF21_TOPCRM_H +#define _DT_BINDINGS_RESET_SIFLOWER_SF21_TOPCRM_H + +#define SF21_RESET_GIC 0 +#define SF21_RESET_AXI 1 +#define SF21_RESET_AHB 2 +#define SF21_RESET_APB 3 +#define SF21_RESET_IRAM 4 +#define SF21_RESET_NPU 5 +#define SF21_RESET_DDR_CTL 6 +#define SF21_RESET_DDR_PHY 7 +#define SF21_RESET_DDR_PWR_OK_IN 8 +#define SF21_RESET_DDR_CTL_APB 9 +#define SF21_RESET_DDR_PHY_APB 10 +#define SF21_RESET_USB 11 +#define SF21_RESET_PVT 12 +#define SF21_RESET_SERDES_CSR 13 +#define SF21_RESET_CRYPT_CSR 14 +#define SF21_RESET_CRYPT_APP 15 +#define SF21_RESET_NPU2DDR_ASYNCBRIDGE 16 +#define SF21_RESET_IROM 17 + +#endif --=20 2.54.0 From nobody Sun May 24 17:49:39 2026 Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8119333D6E6 for ; Sun, 24 May 2026 13:14:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779628469; cv=none; b=XeuFMF7V48Ok5DNe8V3pm4j6fuKjD5gK9iOtQUzpWb7+fZO9i8Kx+15ASbXE3y/TtW7nNefmVXlFkvVwuhJLvDL5yh5QOHQNYz+UZd6LFVfG501aXWY9VQJ2LeikbYCoy2nkeX7jBa+bWrvxy/NR3YVTZ1PxRA6UZPryOrWSghk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779628469; c=relaxed/simple; bh=vu14/XwAvcCRHTPFsqmzAQGkFgRlVC0pnNtImnogMis=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PTvAYkVCmC2ZAgW8eT8kizTpshWJvCYjzRGjDli87C48RJYuPtd5a/R89NRohJajYwfk+6y5n2PHA71ut0iRwtynl2BXsOj0KimXhg8EiiXU1XiO/gOVmZeF1+Rk1ENVrq1K+yvBo560Bl5CwzQ8CYISQPRoupdX0jfkPn9rYNk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=cHDnPb5H; arc=none smtp.client-ip=209.85.210.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cHDnPb5H" Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-83975e992e1so3440890b3a.2 for ; Sun, 24 May 2026 06:14:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779628467; x=1780233267; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Ctfu8zx5SNbIBGVYEO+cmqbwX4vUjVyP7QHbADfykEI=; b=cHDnPb5HNN5+rm2Ij3XCIsZf9oxDg2vraqeHdTf051sgkLGVAWrqvFikojqRd+6wDk g2v5rNKXN34BNuk6Vkjo7vM500bKA+vuBwMBjIPln/CUqUyolzeAaJ+VlA9NDdyRiZ8O PIoWJq4EWIn7vTUpYz0+A+1o5pDmW2HIOpTgtcwPwwRD9tZ6uxQi44TrTcLtKhWuB2Lm m+469guR3zQ0fh51ap3Rq9Fq/BtzR6iyH8ATigASmVSx8FdIjZBsEI7h76DZs2SHiAB8 miy6xNChmBTPffnTZrBL06bDQVI9l5UjPeYzLNN2FHyifKsizrno2ISdZBhA73o7x4YW ujeg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779628467; x=1780233267; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Ctfu8zx5SNbIBGVYEO+cmqbwX4vUjVyP7QHbADfykEI=; b=qhplXX+2er23+PvAVHcOdVmAhryG/4tmZYL4gqQ4egvB4Ft/YWjrCZUH5/UJNNk+jZ whgYNoa3QQ8+FhV06vEalvFuXHGvQjMYuoZkNW/wiA3exJowVT/PeORWtUt25r9Bl35O ODVC2J4ZnrSHkZ4Ja4JL5nCnF1ClA+jRYcihVJgkJReiv908o965KaSlAZDKqK1OBSew b2wcfQS8iUiW4kdTyUcD7RUVLueSbx/rm4Prrzwtq6QE1SxIh/h3uexcyb7qeSbciVOz jqthK8mrvGLox371IoOm0rIRyllfvEMnIi00SFJ2dN22BghLXxV/bflqXXqj8kYZlwOI i6yQ== X-Forwarded-Encrypted: i=1; AFNElJ/hDmsWreQDrXEsRp18aiocV+L43NTwd8Cu1x0hL8d7IZHJPi8bG4ZrJhFowf7SsQGuGXrVex5+2RiNZAA=@vger.kernel.org X-Gm-Message-State: AOJu0Yz3kBy4r+vySddP8PBc979oMHF3h3bdOd00GLZA4M84xgYOgfyh iyZjY681JVv7Udwy3QkXUZpVrX0YAWhqtyTrgt/agTTPdTMv6+nv44TZ X-Gm-Gg: Acq92OFXOkuGGZ3x42TcNcf4vxuji9WwzUZkk9XLrjgfveK4ejtd0aGlJvvoXXBabBJ hx39RQCQXB1aMBP3oxJdfItmWkgQOgGAJU50mDfuXawm7gtI8rZUqfnXA3eNBHHeA8NVjSulNAD ttPwX7SIhEh6QILytb1CeMV+7Bo/lUm2RUM/fUUVP50k+H4l0uO85pdGFGxrtJbMg/AfkDFMLNY JZ1ltNLDX6d5cg2ajJJdkpbpnCL+OVAP/zVt9b30SbZTUDAgC7H74kQH8qUtXZWo3Ig2OTrY8iX TBv/2pCvo++vsE1w7vNPBu0bqdsPQ60LBRd8t7+0OoWilrWoPgGGKegx4//mqdubobv/OcLNMsz RBFKfv2ckw5rX1Wqj0O3QG2AcIj8vKOrMAib0hXGPX19O36uImJL17Yj7V0NZan5n517TkioSxq 1DyJOQWpa8a5Su4db8bh+wK3Dqmak= X-Received: by 2002:a05:6a00:2d25:b0:839:3ccb:7038 with SMTP id d2e1a72fcca58-8415f5b19demr9515909b3a.48.1779628466449; Sun, 24 May 2026 06:14:26 -0700 (PDT) Received: from guoguo-lecoo.lan ([104.28.159.63]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-84164fb28d5sm7163128b3a.41.2026.05.24.06.14.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 May 2026 06:14:26 -0700 (PDT) From: Chuanhong Guo Date: Sun, 24 May 2026 21:13:08 +0800 Subject: [PATCH v2 3/3] clk: add support for siflower sf21-topcrm Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260524-sf21-topcrm-v2-3-4527aae05c3d@gmail.com> References: <20260524-sf21-topcrm-v2-0-4527aae05c3d@gmail.com> In-Reply-To: <20260524-sf21-topcrm-v2-0-4527aae05c3d@gmail.com> To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Yao Zi Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Chuanhong Guo X-Mailer: b4 0.14.3 This commit adds a driver for the Toplevel clock and reset controller found on Siflower SF21A6826/SF21H8898 SoCs. This block contains control for 3 PLLs, several clock mux/gate/divider blocks, and a reset register for on-chip peripherals. There are also two registers for enabling PCIe clock output in this block. They aren't covered by this patch because I can't test those without a PCIe driver. These will be added with the PCIe driver patchset later after I get that working. Signed-off-by: Chuanhong Guo --- drivers/clk/Kconfig | 1 + drivers/clk/Makefile | 1 + drivers/clk/siflower/Kconfig | 23 + drivers/clk/siflower/Makefile | 1 + drivers/clk/siflower/clk-sf21-topcrm.c | 1017 ++++++++++++++++++++++++++++= ++++ 5 files changed, 1043 insertions(+) diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig index 1717ce75a907..0fb6a69bb329 100644 --- a/drivers/clk/Kconfig +++ b/drivers/clk/Kconfig @@ -529,6 +529,7 @@ source "drivers/clk/renesas/Kconfig" source "drivers/clk/rockchip/Kconfig" source "drivers/clk/samsung/Kconfig" source "drivers/clk/sifive/Kconfig" +source "drivers/clk/siflower/Kconfig" source "drivers/clk/socfpga/Kconfig" source "drivers/clk/sophgo/Kconfig" source "drivers/clk/spacemit/Kconfig" diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile index cc108a75a900..8ac25e6694a7 100644 --- a/drivers/clk/Makefile +++ b/drivers/clk/Makefile @@ -145,6 +145,7 @@ obj-y +=3D renesas/ obj-$(CONFIG_COMMON_CLK_ROCKCHIP) +=3D rockchip/ obj-$(CONFIG_COMMON_CLK_SAMSUNG) +=3D samsung/ obj-$(CONFIG_CLK_SIFIVE) +=3D sifive/ +obj-$(CONFIG_CLK_SIFLOWER) +=3D siflower/ obj-y +=3D socfpga/ obj-y +=3D sophgo/ obj-y +=3D spacemit/ diff --git a/drivers/clk/siflower/Kconfig b/drivers/clk/siflower/Kconfig new file mode 100644 index 000000000000..25e94828360b --- /dev/null +++ b/drivers/clk/siflower/Kconfig @@ -0,0 +1,23 @@ +# SPDX-License-Identifier: GPL-2.0 + +menuconfig CLK_SIFLOWER + bool "Clock driver for Siflower SoCs" + depends on ARCH_SIFLOWER || COMPILE_TEST + default ARCH_SIFLOWER + help + Clock drivers for Siflower Linux-capable SoCs. + +if CLK_SIFLOWER + +config CLK_SF21_TOPCRM + tristate "Clock driver for Siflower SF21 toplevel clock & reset module" + depends on ARCH_SIFLOWER || COMPILE_TEST + default ARCH_SIFLOWER + select RESET_CONTROLLER + select RATIONAL + help + Supports the toplevel clock and reset module in Siflower SF21 SoCs. + If this kernel is meant to run on Siflower SF21A6826 or SF21H8898, + enable this driver. + +endif diff --git a/drivers/clk/siflower/Makefile b/drivers/clk/siflower/Makefile new file mode 100644 index 000000000000..952a470a4308 --- /dev/null +++ b/drivers/clk/siflower/Makefile @@ -0,0 +1 @@ +obj-$(CONFIG_CLK_SF21_TOPCRM) +=3D clk-sf21-topcrm.o diff --git a/drivers/clk/siflower/clk-sf21-topcrm.c b/drivers/clk/siflower/= clk-sf21-topcrm.c new file mode 100644 index 000000000000..ad96a2ff97ac --- /dev/null +++ b/drivers/clk/siflower/clk-sf21-topcrm.c @@ -0,0 +1,1017 @@ +// SPDX-License-Identifier: GPL-2.0 + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct sf_clk_common { + void __iomem *base; + /* Serializes register RMW sequences by clock ops. */ + raw_spinlock_t *lock; + struct clk_hw hw; +}; + +static const struct clk_parent_data sf21_ref_parent[] =3D { + { .index =3D 0 }, +}; + +static inline struct sf_clk_common *hw_to_sf_clk_common(struct clk_hw *hw) +{ + return container_of(hw, struct sf_clk_common, hw); +} + +static inline u32 sf_readl(struct sf_clk_common *priv, u32 reg) +{ + return readl(priv->base + reg); +} + +static inline void sf_writel(struct sf_clk_common *priv, u32 reg, u32 val) +{ + return writel(val, priv->base + reg); +} + +static inline void sf_rmw(struct sf_clk_common *priv, u32 reg, u32 clr, u3= 2 set) +{ + u32 val; + + val =3D sf_readl(priv, reg); + val &=3D ~clr; + val |=3D set; + sf_writel(priv, reg, val); +} + +struct sf_dual_divider { + struct sf_clk_common common; + u8 div_reg; + u8 div1_offs; + u8 div2_offs; + u8 en_reg; + u8 en_bit; + u16 load_reg; + u8 load_bit; + u8 flags; +}; + +#define SF_DUAL_DIVIDER_DIV_MASK GENMASK(2, 0) +#define SF_DUAL_DIVIDER_START_FROM_1 BIT(0) + +static unsigned long sf21_dualdiv_round_rate(unsigned long rate, + unsigned long parent_rate, + unsigned int max_div, + unsigned int *diva, + unsigned int *divb) +{ + unsigned int div =3D DIV_ROUND_CLOSEST(parent_rate, rate); + unsigned int best_diff, da, db, cur_div, cur_diff; + + if (div <=3D 1) { + *diva =3D 1; + *divb =3D 1; + return parent_rate; + } + + best_diff =3D div - 1; + *diva =3D 1; + *divb =3D 1; + + for (da =3D 1; da <=3D max_div; da++) { + db =3D DIV_ROUND_CLOSEST(div, da); + if (db > da) + db =3D da; + + cur_div =3D da * db; + if (div > cur_div) + cur_diff =3D div - cur_div; + else + cur_diff =3D cur_div - div; + + if (cur_diff < best_diff) { + best_diff =3D cur_diff; + *diva =3D da; + *divb =3D db; + } + if (cur_diff =3D=3D 0) + break; + } + + return parent_rate / *diva / *divb; +} + +static unsigned int sf21_dual_divider_max(struct sf_dual_divider *priv) +{ + return FIELD_MAX(SF_DUAL_DIVIDER_DIV_MASK) + + !!(priv->flags & SF_DUAL_DIVIDER_START_FROM_1); +} + +static int sf21_dual_divider_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + struct sf_dual_divider *priv =3D + container_of(hw, struct sf_dual_divider, common.hw); + unsigned int diva, divb; + + if (!req->rate) + return -EINVAL; + + req->rate =3D sf21_dualdiv_round_rate(req->rate, req->best_parent_rate, + sf21_dual_divider_max(priv), + &diva, &divb); + + return 0; +} + +static int sf21_dual_divider_set_rate(struct clk_hw *hw, unsigned long rat= e, + unsigned long parent_rate) +{ + struct sf_dual_divider *priv =3D + container_of(hw, struct sf_dual_divider, common.hw); + struct sf_clk_common *cmn =3D hw_to_sf_clk_common(hw); + unsigned int div1, div2; + + if (!rate) + return -EINVAL; + + sf21_dualdiv_round_rate(rate, parent_rate, sf21_dual_divider_max(priv), + &div1, &div2); + + if (priv->flags & SF_DUAL_DIVIDER_START_FROM_1) { + div1--; + div2--; + } + + guard(raw_spinlock_irqsave)(cmn->lock); + sf_rmw(cmn, priv->div_reg, + (SF_DUAL_DIVIDER_DIV_MASK << priv->div1_offs) | + (SF_DUAL_DIVIDER_DIV_MASK << priv->div2_offs), + (div1 << priv->div1_offs) | (div2 << priv->div2_offs)); + sf_writel(cmn, priv->load_reg, BIT(priv->load_bit)); + sf_writel(cmn, priv->load_reg, 0); + return 0; +} + +static unsigned long sf21_dual_divider_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct sf_dual_divider *priv =3D + container_of(hw, struct sf_dual_divider, common.hw); + struct sf_clk_common *cmn =3D hw_to_sf_clk_common(hw); + u32 cfg =3D sf_readl(cmn, priv->div_reg); + unsigned long div1 =3D (cfg >> priv->div1_offs) & + SF_DUAL_DIVIDER_DIV_MASK; + unsigned long div2 =3D (cfg >> priv->div2_offs) & + SF_DUAL_DIVIDER_DIV_MASK; + + if (priv->flags & SF_DUAL_DIVIDER_START_FROM_1) { + div1++; + div2++; + } else if (!div1 || !div2) { + return 0; + } + + return parent_rate / div1 / div2; +} + +static int sf21_dual_divider_enable(struct clk_hw *hw) +{ + struct sf_dual_divider *priv =3D + container_of(hw, struct sf_dual_divider, common.hw); + struct sf_clk_common *cmn =3D hw_to_sf_clk_common(hw); + + guard(raw_spinlock_irqsave)(priv->common.lock); + sf_rmw(cmn, priv->en_reg, 0, BIT(priv->en_bit)); + sf_writel(cmn, priv->load_reg, BIT(priv->load_bit)); + sf_writel(cmn, priv->load_reg, 0); + return 0; +} + +static void sf21_dual_divider_disable(struct clk_hw *hw) +{ + struct sf_dual_divider *priv =3D + container_of(hw, struct sf_dual_divider, common.hw); + struct sf_clk_common *cmn =3D hw_to_sf_clk_common(hw); + + guard(raw_spinlock_irqsave)(priv->common.lock); + sf_rmw(cmn, priv->en_reg, BIT(priv->en_bit), 0); + sf_writel(cmn, priv->load_reg, BIT(priv->load_bit)); + sf_writel(cmn, priv->load_reg, 0); +} + +static int sf21_dual_divider_is_enabled(struct clk_hw *hw) +{ + struct sf_dual_divider *priv =3D + container_of(hw, struct sf_dual_divider, common.hw); + struct sf_clk_common *cmn =3D hw_to_sf_clk_common(hw); + + return sf_readl(cmn, priv->en_reg) & BIT(priv->en_bit) ? 1 : 0; +} + +#define PLL_CMN_CFG1 0x0 +#define PLL_CMN_BYPASS BIT(27) +#define PLL_CMN_PD BIT(26) +#define PLL_CMN_FBDIV GENMASK(25, 14) +#define PLL_CMN_POSTDIV_PD 13 +#define PLL_CMN_VCO_PD BIT(12) +#define PLL_CMN_POSTDIV1_OFFS 9 +#define PLL_CMN_POSTDIV2_OFFS 6 +#define PLL_CMN_REFDIV GENMASK(5, 0) + +#define PLL_CMN_LOCK 0xc8 +#define PLL_DDR_LOCK 0xcc +#define PLL_PCIE_LOCK 0xd4 + +#define CFG_LOAD 0x100 +#define CFG_LOAD_PCIE_PLL_BIT 4 +#define CFG_LOAD_DDR_PLL_BIT 2 +#define CFG_LOAD_CMN_PLL_BIT 1 +#define CFG_LOAD_DIV_BIT 0 + +#define PLL_LOCK_TIMEOUT_US 1000 + +static unsigned long sf21_cmnpll_vco_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw); + u32 cfg =3D sf_readl(priv, PLL_CMN_CFG1); + unsigned long refdiv =3D FIELD_GET(PLL_CMN_REFDIV, cfg); + unsigned long fbdiv =3D FIELD_GET(PLL_CMN_FBDIV, cfg); + + if (!refdiv || !fbdiv) + return 0; + + return div_u64((u64)parent_rate * fbdiv, refdiv); +} + +static int sf21_cmnpll_vco_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + unsigned long fbdiv, refdiv; + + rational_best_approximation(req->rate, req->best_parent_rate, + FIELD_MAX(PLL_CMN_FBDIV), + FIELD_MAX(PLL_CMN_REFDIV), &fbdiv, &refdiv); + if (!refdiv || !fbdiv) + return -EINVAL; + + req->rate =3D div_u64((u64)req->best_parent_rate * fbdiv, refdiv); + + return 0; +} + +static int sf21_cmnpll_vco_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw); + unsigned long fbdiv, refdiv; + u32 val; + + rational_best_approximation(rate, parent_rate, FIELD_MAX(PLL_CMN_FBDIV), + FIELD_MAX(PLL_CMN_REFDIV), &fbdiv, &refdiv); + if (!refdiv || !fbdiv) + return -EINVAL; + + guard(raw_spinlock_irqsave)(priv->lock); + + sf_rmw(priv, PLL_CMN_CFG1, PLL_CMN_REFDIV | PLL_CMN_FBDIV | PLL_CMN_PD, + FIELD_PREP(PLL_CMN_REFDIV, refdiv) | + FIELD_PREP(PLL_CMN_FBDIV, fbdiv)); + sf_writel(priv, CFG_LOAD, BIT(CFG_LOAD_CMN_PLL_BIT)); + sf_writel(priv, CFG_LOAD, 0); + + return readl_poll_timeout_atomic(priv->base + PLL_CMN_LOCK, val, val & 1, + 0, PLL_LOCK_TIMEOUT_US); +} + +static const struct clk_ops sf21_cmnpll_vco_ops =3D { + .recalc_rate =3D sf21_cmnpll_vco_recalc_rate, + .determine_rate =3D sf21_cmnpll_vco_determine_rate, + .set_rate =3D sf21_cmnpll_vco_set_rate, +}; + +static struct sf_clk_common cmnpll_vco =3D { + .hw.init =3D CLK_HW_INIT_PARENTS_DATA("cmnpll_vco", sf21_ref_parent, + &sf21_cmnpll_vco_ops, 0), +}; + +static const struct clk_ops sf21_cmnpll_postdiv_ops =3D { + .recalc_rate =3D sf21_dual_divider_recalc_rate, + .determine_rate =3D sf21_dual_divider_determine_rate, + .set_rate =3D sf21_dual_divider_set_rate, +}; + +static struct sf_dual_divider cmnpll_postdiv =3D { + .common.hw.init =3D CLK_HW_INIT_HW("cmnpll_postdiv", &cmnpll_vco.hw, + &sf21_cmnpll_postdiv_ops, 0), + .div_reg =3D PLL_CMN_CFG1, + .div1_offs =3D PLL_CMN_POSTDIV1_OFFS, + .div2_offs =3D PLL_CMN_POSTDIV2_OFFS, + .load_reg =3D CFG_LOAD, + .load_bit =3D CFG_LOAD_CMN_PLL_BIT, +}; + +#define PLL_DDR_CFG1 0x18 +#define PLL_DDR_BYPASS BIT(23) +#define PLL_DDR_PLLEN BIT(22) +#define PLL_DDR_4PHASEEN BIT(21) +#define PLL_DDR_POSTDIVEN BIT(20) +#define PLL_DDR_DSMEN BIT(19) +#define PLL_DDR_DACEN BIT(18) +#define PLL_DDR_DSKEWCALBYP BIT(17) +#define PLL_DDR_DSKEWCALCNT GENMASK(16, 14) +#define PLL_DDR_DSKEWCALEN BIT(13) +#define PLL_DDR_DSKEWCALIN GENMASK(12, 1) +#define PLL_DDR_DSKEWFASTCAL BIT(0) + +#define PLL_DDR_CFG2 0x1c +#define PLL_DDR_POSTDIV1 GENMASK(29, 27) +#define PLL_DDR_POSTDIV2 GENMASK(26, 24) +#define PLL_DDR_FRAC GENMASK(23, 0) + +#define PLL_DDR_CFG3 0x20 +#define PLL_DDR_FBDIV GENMASK(17, 6) +#define PLL_DDR_REFDIV GENMASK(5, 0) + +static unsigned long +sf21_ddrpll_postdiv_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw); + u32 cfg2 =3D sf_readl(priv, PLL_DDR_CFG2); + u32 postdiv1 =3D FIELD_GET(PLL_DDR_POSTDIV1, cfg2); + u32 postdiv2 =3D FIELD_GET(PLL_DDR_POSTDIV2, cfg2); + u32 cfg3 =3D sf_readl(priv, PLL_DDR_CFG3); + u32 fbdiv =3D FIELD_GET(PLL_DDR_FBDIV, cfg3); + u32 refdiv =3D FIELD_GET(PLL_DDR_REFDIV, cfg3); + + if (!refdiv || !fbdiv || !postdiv1 || !postdiv2) + return 0; + + return div_u64((u64)parent_rate * fbdiv, refdiv * postdiv1 * postdiv2); +} + +static const struct clk_ops sf21_ddrpll_postdiv_ops =3D { + .recalc_rate =3D sf21_ddrpll_postdiv_recalc_rate, +}; + +static struct sf_clk_common ddrpll_postdiv =3D { + .hw.init =3D CLK_HW_INIT_PARENTS_DATA("ddrpll_postdiv", + sf21_ref_parent, + &sf21_ddrpll_postdiv_ops, 0), +}; + +#define PLL_PCIE_CFG1 0x4c +#define PLL_PCIE_PLLEN BIT(31) +#define PLL_PCIE_POSTDIV0PRE BIT(30) +#define PLL_PCIE_REFDIV GENMASK(29, 24) +#define PLL_PCIE_FRAC GENMASK(23, 0) + +#define PLL_PCIE_CFG2 0x50 +#define PLL_PCIE_FOUTEN_BIT(i) (28 + (i)) +#define PLL_PCIE_BYPASS(i) BIT(24 + (i)) +#define PLL_PCIE_PDIV1_OFFS(i) (21 - 6 * (i)) +#define PLL_PCIE_PDIV2_OFFS(i) (18 - 6 * (i)) +#define PLL_PCIE_PDIV_MASK GENMASK(2, 0) + +#define PLL_PCIE_CFG3 0x54 +#define PLL_PCIE_DSKEWFASTCAL BIT(31) +#define PLL_PCIE_DACEN BIT(30) +#define PLL_PCIE_DSMEN BIT(29) +#define PLL_PCIE_DSKEWCALEN BIT(28) +#define PLL_PCIE_DSKEWCALBYP BIT(27) +#define PLL_PCIE_DSKEWCALCNT GENMASK(26, 24) +#define PLL_PCIE_DSKEWCALIN GENMASK(23, 12) +#define PLL_PCIE_FBDIV GENMASK(11, 0) + +static unsigned long +sf21_pciepll_vco_recalc_rate(struct clk_hw *hw, unsigned long parent_rate) +{ + struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw); + u32 cfg1 =3D sf_readl(priv, PLL_PCIE_CFG1); + unsigned long refdiv =3D FIELD_GET(PLL_PCIE_REFDIV, cfg1); + u32 cfg3 =3D sf_readl(priv, PLL_PCIE_CFG3); + unsigned long fbdiv =3D FIELD_GET(PLL_PCIE_FBDIV, cfg3); + + if (!refdiv || !fbdiv) + return 0; + + return div_u64((u64)parent_rate * fbdiv, refdiv * 4); +} + +static int sf21_pciepll_vco_enable(struct clk_hw *hw) +{ + struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw); + u32 val; + + guard(raw_spinlock_irqsave)(priv->lock); + sf_rmw(priv, PLL_PCIE_CFG1, 0, PLL_PCIE_PLLEN); + sf_writel(priv, CFG_LOAD, BIT(CFG_LOAD_PCIE_PLL_BIT)); + sf_writel(priv, CFG_LOAD, 0); + return readl_poll_timeout_atomic(priv->base + PLL_PCIE_LOCK, val, + val & 1, 0, PLL_LOCK_TIMEOUT_US); +} + +static void sf21_pciepll_vco_disable(struct clk_hw *hw) +{ + struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw); + + guard(raw_spinlock_irqsave)(priv->lock); + sf_rmw(priv, PLL_PCIE_CFG1, PLL_PCIE_PLLEN, 0); + sf_writel(priv, CFG_LOAD, BIT(CFG_LOAD_PCIE_PLL_BIT)); + sf_writel(priv, CFG_LOAD, 0); +} + +static int sf21_pciepll_vco_is_enabled(struct clk_hw *hw) +{ + struct sf_clk_common *priv =3D hw_to_sf_clk_common(hw); + + return !!(sf_readl(priv, PLL_PCIE_CFG1) & PLL_PCIE_PLLEN); +} + +static const struct clk_ops sf21_pciepll_vco_ops =3D { + .enable =3D sf21_pciepll_vco_enable, + .disable =3D sf21_pciepll_vco_disable, + .is_enabled =3D sf21_pciepll_vco_is_enabled, + .recalc_rate =3D sf21_pciepll_vco_recalc_rate, +}; + +static struct sf_clk_common pciepll_vco =3D { + .hw.init =3D CLK_HW_INIT_PARENTS_DATA("pciepll_vco", sf21_ref_parent, + &sf21_pciepll_vco_ops, + CLK_SET_RATE_GATE), +}; + +static const struct clk_ops sf21_pciepll_fout_ops =3D { + .enable =3D sf21_dual_divider_enable, + .disable =3D sf21_dual_divider_disable, + .is_enabled =3D sf21_dual_divider_is_enabled, + .recalc_rate =3D sf21_dual_divider_recalc_rate, + .determine_rate =3D sf21_dual_divider_determine_rate, + .set_rate =3D sf21_dual_divider_set_rate, +}; + +#define SF21_PCIEPLL_FOUT(_name, _idx, _flags) \ + struct sf_dual_divider _name =3D { \ + .common.hw.init =3D CLK_HW_INIT_HW(#_name, \ + &pciepll_vco.hw, \ + &sf21_pciepll_fout_ops,\ + _flags), \ + .div_reg =3D PLL_PCIE_CFG2, \ + .div1_offs =3D PLL_PCIE_PDIV1_OFFS(_idx), \ + .div2_offs =3D PLL_PCIE_PDIV2_OFFS(_idx), \ + .en_reg =3D PLL_PCIE_CFG2, \ + .en_bit =3D PLL_PCIE_FOUTEN_BIT(_idx), \ + .load_reg =3D CFG_LOAD, \ + .load_bit =3D CFG_LOAD_PCIE_PLL_BIT, \ + .flags =3D SF_DUAL_DIVIDER_START_FROM_1, \ + } + +static SF21_PCIEPLL_FOUT(pciepll_fout0, 0, 0); +static SF21_PCIEPLL_FOUT(pciepll_fout1, 1, 0); +static SF21_PCIEPLL_FOUT(pciepll_fout2, 2, 0); +static SF21_PCIEPLL_FOUT(pciepll_fout3, 3, 0); + +struct sf21_clk_muxdiv { + struct sf_clk_common common; + u16 en; + u8 mux_reg; + u8 mux_offs; + u8 div_reg; + u8 div_offs; +}; + +#define CRM_CLK_SEL(_x) ((_x) * 4 + 0x80) +#define CLK_SEL1_PLL_TEST GENMASK(6, 4) +#define CRM_CLK_EN 0x8c +#define CRM_CLK_DIV(_x) ((_x) * 4 + 0x94) +#define CRM_CLK_DIV_MASK GENMASK(7, 0) + +static unsigned long sf21_muxdiv_recalc_rate(struct clk_hw *hw, + unsigned long parent_rate) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + struct sf21_clk_muxdiv *priv =3D + container_of(cmn_priv, struct sf21_clk_muxdiv, common); + ulong div_reg =3D CRM_CLK_DIV(priv->div_reg); + u16 div_offs =3D priv->div_offs; + u16 div_val =3D (sf_readl(cmn_priv, div_reg) >> div_offs) & + CRM_CLK_DIV_MASK; + div_val +=3D 1; + return parent_rate / div_val; +} + +static int sf21_muxdiv_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + unsigned int div; + + if (!req->rate) + return -EINVAL; + + div =3D DIV_ROUND_CLOSEST(req->best_parent_rate, req->rate); + if (!div) + div =3D 1; + else if (div > CRM_CLK_DIV_MASK + 1) + div =3D CRM_CLK_DIV_MASK + 1; + + req->rate =3D req->best_parent_rate / div; + return 0; +} + +static int sf21_muxdiv_set_rate(struct clk_hw *hw, unsigned long rate, + unsigned long parent_rate) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + struct sf21_clk_muxdiv *priv =3D + container_of(cmn_priv, struct sf21_clk_muxdiv, common); + ulong div_reg =3D CRM_CLK_DIV(priv->div_reg); + u16 div_offs =3D priv->div_offs; + unsigned int div; + + if (!rate) + return -EINVAL; + + div =3D DIV_ROUND_CLOSEST(parent_rate, rate); + if (div < 1) + div =3D 1; + else if (div > CRM_CLK_DIV_MASK + 1) + div =3D CRM_CLK_DIV_MASK + 1; + div -=3D 1; + + guard(raw_spinlock_irqsave)(cmn_priv->lock); + sf_rmw(cmn_priv, div_reg, CRM_CLK_DIV_MASK << div_offs, + div << div_offs); + sf_writel(cmn_priv, CFG_LOAD, BIT(CFG_LOAD_DIV_BIT)); + sf_writel(cmn_priv, CFG_LOAD, 0); + return 0; +} + +static int sf21_muxdiv_enable(struct clk_hw *hw) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + struct sf21_clk_muxdiv *priv =3D + container_of(cmn_priv, struct sf21_clk_muxdiv, common); + + guard(raw_spinlock_irqsave)(cmn_priv->lock); + sf_rmw(cmn_priv, CRM_CLK_EN, 0, BIT(priv->en)); + /* + * Clock divider value load only happens when the clock is running. + * Pulse the CFG_LOAD_DIV so that set_rate() which happened + * before enable() is applied. + */ + sf_writel(cmn_priv, CFG_LOAD, BIT(CFG_LOAD_DIV_BIT)); + sf_writel(cmn_priv, CFG_LOAD, 0); + return 0; +} + +static void sf21_muxdiv_disable(struct clk_hw *hw) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + struct sf21_clk_muxdiv *priv =3D + container_of(cmn_priv, struct sf21_clk_muxdiv, common); + + guard(raw_spinlock_irqsave)(cmn_priv->lock); + sf_rmw(cmn_priv, CRM_CLK_EN, BIT(priv->en), 0); +} + +static int sf21_muxdiv_is_enabled(struct clk_hw *hw) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + struct sf21_clk_muxdiv *priv =3D + container_of(cmn_priv, struct sf21_clk_muxdiv, common); + u32 reg_val =3D sf_readl(cmn_priv, CRM_CLK_EN); + + return reg_val & (BIT(priv->en)) ? 1 : 0; +} + +static u8 sf21_muxdiv_get_parent(struct clk_hw *hw) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + struct sf21_clk_muxdiv *priv =3D + container_of(cmn_priv, struct sf21_clk_muxdiv, common); + ulong mux_reg =3D CRM_CLK_SEL(priv->mux_reg); + u16 mux_offs =3D priv->mux_offs; + u32 reg_val =3D sf_readl(cmn_priv, mux_reg); + + return reg_val & BIT(mux_offs) ? 1 : 0; +} + +static int sf21_muxdiv_set_parent(struct clk_hw *hw, u8 index) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + struct sf21_clk_muxdiv *priv =3D + container_of(cmn_priv, struct sf21_clk_muxdiv, common); + ulong mux_reg =3D CRM_CLK_SEL(priv->mux_reg); + u16 mux_offs =3D priv->mux_offs; + + guard(raw_spinlock_irqsave)(cmn_priv->lock); + if (index) + sf_rmw(cmn_priv, mux_reg, 0, BIT(mux_offs)); + else + sf_rmw(cmn_priv, mux_reg, BIT(mux_offs), 0); + + return 0; +} + +static const struct clk_ops sf21_clk_muxdiv_ops =3D { + .enable =3D sf21_muxdiv_enable, + .disable =3D sf21_muxdiv_disable, + .is_enabled =3D sf21_muxdiv_is_enabled, + .recalc_rate =3D sf21_muxdiv_recalc_rate, + .determine_rate =3D sf21_muxdiv_determine_rate, + .set_rate =3D sf21_muxdiv_set_rate, + .get_parent =3D sf21_muxdiv_get_parent, + .set_parent =3D sf21_muxdiv_set_parent, +}; + +#define SF21_MUXDIV(_name, _parents, _mux_reg, _mux_offs, _div_reg, \ + _div_offs, _en, _flags) \ + struct sf21_clk_muxdiv _name =3D { \ + .common.hw.init =3D CLK_HW_INIT_PARENTS_HW( \ + #_name, _parents, &sf21_clk_muxdiv_ops, _flags), \ + .en =3D _en, \ + .mux_reg =3D _mux_reg, \ + .mux_offs =3D _mux_offs, \ + .div_reg =3D _div_reg, \ + .div_offs =3D _div_offs, \ + } + +static const struct clk_hw *clk_periph_parents[] =3D { + &cmnpll_postdiv.common.hw, + &ddrpll_postdiv.hw, +}; + +static const struct clk_hw *clk_ddr_parents[] =3D { + &ddrpll_postdiv.hw, + &cmnpll_postdiv.common.hw, +}; + +static const struct clk_hw *clk_gmac_usb_parents[] =3D { + &cmnpll_vco.hw, + &ddrpll_postdiv.hw, +}; + +static SF21_MUXDIV(muxdiv_cpu, clk_periph_parents, 0, 1, 0, 0, 0, + CLK_IS_CRITICAL); +static SF21_MUXDIV(muxdiv_pic, clk_periph_parents, 0, 3, 3, 16, 1, + CLK_IS_CRITICAL); +static SF21_MUXDIV(muxdiv_axi, clk_periph_parents, 0, 5, 0, 8, 2, + CLK_IS_CRITICAL); +static SF21_MUXDIV(muxdiv_ahb, clk_periph_parents, 0, 7, 0, 16, 3, + CLK_IS_CRITICAL); +static SF21_MUXDIV(muxdiv_apb, clk_periph_parents, 0, 9, 0, 24, 4, + CLK_IS_CRITICAL); +static SF21_MUXDIV(muxdiv_uart, clk_periph_parents, 0, 11, 1, 0, 5, 0); +static SF21_MUXDIV(muxdiv_iram, clk_periph_parents, 0, 13, 1, 8, 6, 0); +static SF21_MUXDIV(muxdiv_npu, clk_periph_parents, 0, 17, 1, 24, 8, 0); +static SF21_MUXDIV(muxdiv_ddrphy, clk_ddr_parents, 0, 19, 2, 0, 9, + CLK_IS_CRITICAL); +static SF21_MUXDIV(muxdiv_ddr_bypass, clk_ddr_parents, 0, 21, 3, 0, 10, + CLK_IS_CRITICAL); +static SF21_MUXDIV(muxdiv_ethtsu, clk_periph_parents, 0, 25, 2, 16, 12, + 0); +static SF21_MUXDIV(muxdiv_gmac_byp_ref, clk_gmac_usb_parents, 0, 27, 2, + 24, 13, 0); +static SF21_MUXDIV(muxdiv_usb, clk_gmac_usb_parents, 1, 1, 1, 16, 24, 0); +static SF21_MUXDIV(muxdiv_usbphy, clk_gmac_usb_parents, 1, 3, 2, 8, 25, + 0); +static SF21_MUXDIV(muxdiv_serdes_csr, clk_periph_parents, 1, 15, 5, 0, + 20, 0); +static SF21_MUXDIV(muxdiv_crypt_csr, clk_periph_parents, 1, 17, 5, 8, + 21, 0); +static SF21_MUXDIV(muxdiv_crypt_app, clk_periph_parents, 1, 19, 5, 16, + 22, 0); +static SF21_MUXDIV(muxdiv_irom, clk_periph_parents, 1, 21, 5, 24, 23, + CLK_IS_CRITICAL); + +static int sf21_mux_determine_rate(struct clk_hw *hw, + struct clk_rate_request *req) +{ + req->rate =3D req->best_parent_rate; + return 0; +} + +static const struct clk_ops sf21_clk_mux_ops =3D { + .get_parent =3D sf21_muxdiv_get_parent, + .set_parent =3D sf21_muxdiv_set_parent, + .determine_rate =3D sf21_mux_determine_rate, +}; + +#define SF21_MUX(_name, _parents, _mux_reg, _mux_offs, _flags) \ + struct sf21_clk_muxdiv _name =3D { \ + .common.hw.init =3D CLK_HW_INIT_PARENTS_DATA( \ + #_name, _parents, &sf21_clk_mux_ops, _flags), \ + .en =3D 0, \ + .mux_reg =3D _mux_reg, \ + .mux_offs =3D _mux_offs, \ + .div_reg =3D 0, \ + .div_offs =3D 0, \ + } + +static const struct clk_parent_data clk_boot_parents[] =3D { + { .hw =3D &muxdiv_irom.common.hw }, + { .index =3D 0 }, +}; + +static SF21_MUX(mux_boot, clk_boot_parents, 0, 30, CLK_IS_CRITICAL); + +static const struct clk_ops sf21_clk_div_ops =3D { + .recalc_rate =3D sf21_muxdiv_recalc_rate, + .determine_rate =3D sf21_muxdiv_determine_rate, + .set_rate =3D sf21_muxdiv_set_rate, +}; + +#define SF21_DIV(_name, _parents, _div_reg, _div_offs, _flags) \ + struct sf21_clk_muxdiv _name =3D { \ + .common.hw.init =3D CLK_HW_INIT_PARENTS_DATA( \ + #_name, _parents, &sf21_clk_div_ops, _flags), \ + .en =3D 0, \ + .mux_reg =3D 0, \ + .mux_offs =3D 0, \ + .div_reg =3D _div_reg, \ + .div_offs =3D _div_offs, \ + } + +static SF21_DIV(div_pvt, sf21_ref_parent, 3, 8, 0); + +static const struct clk_hw *clk_pll_test_parents[] =3D { + &cmnpll_postdiv.common.hw, + &ddrpll_postdiv.hw, + &pciepll_fout3.common.hw, +}; + +static u8 sf21_pll_test_get_parent(struct clk_hw *hw) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + u32 reg_val =3D sf_readl(cmn_priv, CRM_CLK_SEL(1)); + u8 parent =3D FIELD_GET(CLK_SEL1_PLL_TEST, reg_val); + + if (parent >=3D ARRAY_SIZE(clk_pll_test_parents)) + return 0; + + return parent; +} + +static int sf21_pll_test_set_parent(struct clk_hw *hw, u8 index) +{ + struct sf_clk_common *cmn_priv =3D hw_to_sf_clk_common(hw); + + if (index >=3D ARRAY_SIZE(clk_pll_test_parents)) + return -EINVAL; + + guard(raw_spinlock_irqsave)(cmn_priv->lock); + sf_rmw(cmn_priv, CRM_CLK_SEL(1), CLK_SEL1_PLL_TEST, + FIELD_PREP(CLK_SEL1_PLL_TEST, index)); + return 0; +} + +static const struct clk_ops sf21_clk_pll_test_ops =3D { + .recalc_rate =3D sf21_muxdiv_recalc_rate, + .determine_rate =3D sf21_muxdiv_determine_rate, + .set_rate =3D sf21_muxdiv_set_rate, + .get_parent =3D sf21_pll_test_get_parent, + .set_parent =3D sf21_pll_test_set_parent, +}; + +static struct sf21_clk_muxdiv muxdiv_pll_test =3D { + .common.hw.init =3D CLK_HW_INIT_PARENTS_HW("muxdiv_pll_test", + clk_pll_test_parents, + &sf21_clk_pll_test_ops, 0), + .en =3D 0, + .mux_reg =3D 0, + .mux_offs =3D 0, + .div_reg =3D 3, + .div_offs =3D 24, +}; + +static const struct clk_ops sf21_clk_gate_ops =3D { + .enable =3D sf21_muxdiv_enable, + .disable =3D sf21_muxdiv_disable, + .is_enabled =3D sf21_muxdiv_is_enabled, +}; + +#define SF21_GATE(_name, _parents, _en, _flags) \ + struct sf21_clk_muxdiv _name =3D { \ + .common.hw.init =3D CLK_HW_INIT_PARENTS_HW( \ + #_name, _parents, &sf21_clk_gate_ops, _flags), \ + .en =3D _en, \ + .mux_reg =3D 0, \ + .mux_offs =3D 0, \ + .div_reg =3D 0, \ + .div_offs =3D 0, \ + } + +static const struct clk_hw *clk_pcie_parents[] =3D { + &pciepll_fout1.common.hw, +}; + +static SF21_GATE(pcie_refclk_n, clk_pcie_parents, 15, 0); +static SF21_GATE(pcie_refclk_p, clk_pcie_parents, 16, 0); + +#define SF21_NUM_CLKS 31 + +static struct clk_hw_onecell_data sf21_hw_clks =3D { + .num =3D SF21_NUM_CLKS, + .hws =3D { + [SF21_CLK_CMNPLL_VCO] =3D &cmnpll_vco.hw, + [SF21_CLK_CMNPLL_POSTDIV] =3D &cmnpll_postdiv.common.hw, + [SF21_CLK_DDRPLL_POSTDIV] =3D &ddrpll_postdiv.hw, + [SF21_CLK_PCIEPLL_VCO] =3D &pciepll_vco.hw, + [SF21_CLK_PCIEPLL_FOUT0] =3D &pciepll_fout0.common.hw, + [SF21_CLK_PCIEPLL_FOUT1] =3D &pciepll_fout1.common.hw, + [SF21_CLK_PCIEPLL_FOUT2] =3D &pciepll_fout2.common.hw, + [SF21_CLK_PCIEPLL_FOUT3] =3D &pciepll_fout3.common.hw, + [SF21_CLK_CPU] =3D &muxdiv_cpu.common.hw, + [SF21_CLK_PIC] =3D &muxdiv_pic.common.hw, + [SF21_CLK_AXI] =3D &muxdiv_axi.common.hw, + [SF21_CLK_AHB] =3D &muxdiv_ahb.common.hw, + [SF21_CLK_APB] =3D &muxdiv_apb.common.hw, + [SF21_CLK_UART] =3D &muxdiv_uart.common.hw, + [SF21_CLK_IRAM] =3D &muxdiv_iram.common.hw, + [SF21_CLK_NPU] =3D &muxdiv_npu.common.hw, + [SF21_CLK_DDRPHY_REF] =3D &muxdiv_ddrphy.common.hw, + [SF21_CLK_DDR_BYPASS] =3D &muxdiv_ddr_bypass.common.hw, + [SF21_CLK_ETHTSU] =3D &muxdiv_ethtsu.common.hw, + [SF21_CLK_GMAC_BYP_REF] =3D &muxdiv_gmac_byp_ref.common.hw, + [SF21_CLK_USB] =3D &muxdiv_usb.common.hw, + [SF21_CLK_USBPHY] =3D &muxdiv_usbphy.common.hw, + [SF21_CLK_SERDES_CSR] =3D &muxdiv_serdes_csr.common.hw, + [SF21_CLK_CRYPT_CSR] =3D &muxdiv_crypt_csr.common.hw, + [SF21_CLK_CRYPT_APP] =3D &muxdiv_crypt_app.common.hw, + [SF21_CLK_IROM] =3D &muxdiv_irom.common.hw, + [SF21_CLK_BOOT] =3D &mux_boot.common.hw, + [SF21_CLK_PVT] =3D &div_pvt.common.hw, + [SF21_CLK_PLL_TEST] =3D &muxdiv_pll_test.common.hw, + [SF21_CLK_PCIE_REFN] =3D &pcie_refclk_n.common.hw, + [SF21_CLK_PCIE_REFP] =3D &pcie_refclk_p.common.hw, + } +}; + +struct sf21_clk_ctrl { + void __iomem *base; + /* Serializes register RMW sequences by clock ops. */ + raw_spinlock_t clk_lock; + /* Serializes register RMW sequences by reset ops. */ + spinlock_t rst_lock; + struct reset_controller_dev rcdev; + const u32 *reset_bits; + unsigned int nr_resets; +}; + +#define SF21_SOFT_RESET 0xc0 + +static const u32 sf21_topcrm_reset_bits[] =3D { + [SF21_RESET_GIC] =3D BIT(1), + [SF21_RESET_AXI] =3D BIT(2), + [SF21_RESET_AHB] =3D BIT(3), + [SF21_RESET_APB] =3D BIT(4), + [SF21_RESET_IRAM] =3D BIT(5), + [SF21_RESET_NPU] =3D BIT(7), + [SF21_RESET_DDR_CTL] =3D BIT(8), + [SF21_RESET_DDR_PHY] =3D BIT(9), + [SF21_RESET_DDR_PWR_OK_IN] =3D BIT(10), + [SF21_RESET_DDR_CTL_APB] =3D BIT(11), + [SF21_RESET_DDR_PHY_APB] =3D BIT(12), + [SF21_RESET_USB] =3D BIT(19), + [SF21_RESET_PVT] =3D BIT(23), + [SF21_RESET_SERDES_CSR] =3D BIT(24), + [SF21_RESET_CRYPT_CSR] =3D BIT(28), + [SF21_RESET_CRYPT_APP] =3D BIT(29), + [SF21_RESET_NPU2DDR_ASYNCBRIDGE] =3D BIT(30), + [SF21_RESET_IROM] =3D BIT(31), +}; + +static inline struct sf21_clk_ctrl * +rcdev_to_sf21_topcrm(struct reset_controller_dev *rcdev) +{ + return container_of(rcdev, struct sf21_clk_ctrl, rcdev); +} + +static int sf21_topcrm_reset_update(struct reset_controller_dev *rcdev, + unsigned long id, bool assert) +{ + struct sf21_clk_ctrl *ctrl =3D rcdev_to_sf21_topcrm(rcdev); + u32 bit =3D ctrl->reset_bits[id]; + u32 reg; + + guard(spinlock_irqsave)(&ctrl->rst_lock); + reg =3D readl(ctrl->base + SF21_SOFT_RESET); + if (assert) + reg &=3D ~bit; + else + reg |=3D bit; + writel(reg, ctrl->base + SF21_SOFT_RESET); + + return 0; +} + +static int sf21_topcrm_reset_assert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return sf21_topcrm_reset_update(rcdev, id, true); +} + +static int sf21_topcrm_reset_deassert(struct reset_controller_dev *rcdev, + unsigned long id) +{ + return sf21_topcrm_reset_update(rcdev, id, false); +} + +static int sf21_topcrm_reset_status(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct sf21_clk_ctrl *ctrl =3D rcdev_to_sf21_topcrm(rcdev); + u32 bit =3D ctrl->reset_bits[id]; + + return !(readl(ctrl->base + SF21_SOFT_RESET) & bit); +} + +static const struct reset_control_ops sf21_topcrm_reset_ops =3D { + .assert =3D sf21_topcrm_reset_assert, + .deassert =3D sf21_topcrm_reset_deassert, + .status =3D sf21_topcrm_reset_status, +}; + +static int sf21_topcrm_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct sf21_clk_ctrl *ctrl; + int i, ret; + + ctrl =3D devm_kzalloc(dev, sizeof(*ctrl), GFP_KERNEL); + if (!ctrl) + return -ENOMEM; + + ctrl->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(ctrl->base)) + return dev_err_probe(dev, PTR_ERR(ctrl->base), + "failed to map resources\n"); + + raw_spin_lock_init(&ctrl->clk_lock); + spin_lock_init(&ctrl->rst_lock); + + for (i =3D 0; i < sf21_hw_clks.num; i++) { + struct clk_hw *hw =3D sf21_hw_clks.hws[i]; + struct sf_clk_common *common; + + if (!hw) + continue; + common =3D hw_to_sf_clk_common(hw); + common->base =3D ctrl->base; + common->lock =3D &ctrl->clk_lock; + ret =3D devm_clk_hw_register(dev, hw); + if (ret) + return dev_err_probe(dev, ret, + "failed to register clock %d\n", + i); + } + + ret =3D devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, + &sf21_hw_clks); + if (ret) + return dev_err_probe(dev, ret, "failed to add hw provider\n"); + + ctrl->reset_bits =3D sf21_topcrm_reset_bits; + ctrl->nr_resets =3D ARRAY_SIZE(sf21_topcrm_reset_bits); + ctrl->rcdev.owner =3D THIS_MODULE; + ctrl->rcdev.nr_resets =3D ctrl->nr_resets; + ctrl->rcdev.ops =3D &sf21_topcrm_reset_ops; + ctrl->rcdev.of_node =3D dev->of_node; + ctrl->rcdev.of_reset_n_cells =3D 1; + + ret =3D devm_reset_controller_register(dev, &ctrl->rcdev); + if (ret) + return dev_err_probe(dev, ret, + "failed to register reset controller\n"); + + return 0; +} + +static const struct of_device_id sf21_topcrm_dt_ids[] =3D { + { .compatible =3D "siflower,sf21-topcrm" }, + { /* sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, sf21_topcrm_dt_ids); + +static struct platform_driver sf21_topcrm_driver =3D { + .probe =3D sf21_topcrm_probe, + .driver =3D { + .name =3D "sf21-topcrm", + .suppress_bind_attrs =3D true, + .of_match_table =3D sf21_topcrm_dt_ids, + }, +}; +module_platform_driver(sf21_topcrm_driver); + +MODULE_AUTHOR("Chuanhong Guo "); +MODULE_DESCRIPTION("driver for Siflower SF21 top clock and reset module"); +MODULE_LICENSE("GPL"); --=20 2.54.0