From nobody Sun May 24 19:33:52 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B3203624AB for ; Fri, 22 May 2026 18:02:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472964; cv=none; b=ftAa033LW8RcGq+VM8EkY+UuxDZtsgpy1ZrPZAjOMOERVt76mEQqPRpulg0F1a4W7s8QAsFIEjsp7krJuX/slKa5LM+3nmhlB+20/aSifdHDFu3nI3jNl+QyiKxD811YSbZXg0SP2YEoz70y15UslaxqE8KHMCPCR6AZFpk3Fhg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472964; c=relaxed/simple; bh=TnKOE7unCT/HQOtvafKdSU3ITE0Jp3sab/TyCby1k78=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VSB5r7yz4I3U6ValLxtP8hwB1yoyucYVAJOJGMdyW8Fi/Kf0Ixe+6JOJroGho2q76DrG/MACJgCbWM7y209xOlNZwT/+l8UPf06+IQDJ/7FHKN5jKj7rkUxHmJGiYPehtB+0sz/FDYc0pQzwBuZz7HaSNqFDvUs0WVgscfRaXh8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=L/vzTRd/; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=d9uXzLkX; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="L/vzTRd/"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="d9uXzLkX" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64MBx38t1298051 for ; Fri, 22 May 2026 18:02:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 64LpLRRJIlxMY+JNBOraanlo/l9X9GJFOflyXf+N9/E=; b=L/vzTRd/DLlC2VXj pp+P5XTwaLPjttc+nI5EG0GgjUHRWO2xtpXUjdFq4i4YfO3HwN/keSWwPZyiEhTi 6HFtrMqi1DqF62BozVGzayX+2iXqemx4UbDvCKBr0m/JW2HNVxJXOhnc7ftYjO76 BiAEmHeiTUeuZA1itw3pgKnDDqIWaBTQCuzJ8/fHitHT8+yx6HTeGO+lN9c295LM 4ueaSmMAI9mv1pxK9rAEydcCRqCwCWw84DYSlrypeohLMP+nHXdOaRTqRdjKQmL9 GtKyqlVRpNDmgwsOpVKWYUhfl79RVjxnGWXpc4MD77eirA8k8Sl/rH3Pzg6W43iG PBSsDA== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eaah0cb1w-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 22 May 2026 18:02:41 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2bd00a65673so56939175ad.1 for ; Fri, 22 May 2026 11:02:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779472961; x=1780077761; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=64LpLRRJIlxMY+JNBOraanlo/l9X9GJFOflyXf+N9/E=; b=d9uXzLkXdV63TYV2HZium6LJKsEueKomhp7dShf3E3HcorCboG6WjdsLmYcieIbs3i 0lRUI6sQqkwtTCiFTMHHv8zlWWhxiKwZPIH59uMgaK4vneHaJ9psQ5vnyDVRa2ONecZq tPmd6bJj1rprKY2h1yIthGWg+AmkgYQIAjgmpg86oci5gKe95Tys0/bcGyuUV6fdAbT3 y6HP8BSyoEyW5J2qYj7JJVcfY0oImTiOYbl7XTfQuu2eEZTmOxGtjkobkDbqWDkTo3eV GjZw0xDdjDRzwY2WzZDbB+Zp4txebPVCQVIQw63qnHNNkM7wzHit7k2/G+DawMOcM3rR icFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779472961; x=1780077761; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=64LpLRRJIlxMY+JNBOraanlo/l9X9GJFOflyXf+N9/E=; b=Zjf37sgqe3Md2Rr+ZLLvbs7rFrr2AgIxmh+Q1SYAwu5HGKLRvRcR4iAvlqPLra4ZlN Blj+SGQG03oE8t+eOULWCzhPmQ5ZyVaNCpMM+676N7F2EOHzjILYp7fSJMHe606Qh5HD tDvWw8QsjZnmXS6COeDTpnPqGy6+YBZFoDxSOvHxcXbmUjjXuVzVWCEUbjUiUFbGHiCN /rPtMFg4fO8WAf14YFbIBTJLqyowXYwt5dgYi+SfTXTeNz67SmyrFHmtylNl822qG8m2 Rs1UMyEv26LS8f8NUnW+xsdH/NiUJZQ7uyEL3Hd5w9nuw6MIUSfrKpxf5QjGzr8jdTTb ez6Q== X-Forwarded-Encrypted: i=1; AFNElJ9qvgg93+HxeEN3DXUZJsuigL2ST9abhD0Tkfcr/fjLnDrpQvH4XSIQDFFs05Z+/Iwb8n6Qn5BBze90FSI=@vger.kernel.org X-Gm-Message-State: AOJu0YwhbCF4NR2pDSWFSNv4KCSHBiLrnl/IAihu9Uf+rfg71vVo65PF hsRfJxBwKZn7aPB/6zQr/GHGYBmaqnvEFuwsEhvf5nLlkhSmVg8Ad6KF3lD5UfezdfPfenqI1yy rkehPSrCurI0z8zI3/T+qlIpowhROzwYYy7z8Md3NRI791whBDaZihyACRMfkdZFS8aw= X-Gm-Gg: Acq92OEsWx+5cwJoesJOi0qQ+3r2TyysPDajFAdlCP9RKn41coAQDpB5ClKqSCFbYVk ds1OIeYzD2eCYKCtj0CrUaBLwQwu2e/2q6QHM3QZSZBcSqWAnDYLeX0/S842BVNvg8fzvBY6Mq6 7omnbdFAbRY8zDuSfdJPdCIniU9EU6VCNbbnAd2JnaVGj3NPc7bsPso4BtvDNQ3yNbghtB/lXY0 q/BFKbG0G7n+xfG6qpbrjRoBOvSv7k1KR37b0AFN4w7oN1LF/qTAQwjqvDiYDHEXQbhfApKttq7 +r6FHPuqYO3oAEekplHvo/nlcsTx7mjaeQueoqIBlTLGgmNXhxX2lB9UQRZxwz6NsfFykAdov1u 62lrtyfeHfRJASOgo5J1MCj33Vr+m9U6U6/kv X-Received: by 2002:a17:902:e78e:b0:2bc:977b:846d with SMTP id d9443c01a7336-2beb07b5161mr33830505ad.5.1779472960542; Fri, 22 May 2026 11:02:40 -0700 (PDT) X-Received: by 2002:a17:902:e78e:b0:2bc:977b:846d with SMTP id d9443c01a7336-2beb07b5161mr33830045ad.5.1779472959931; Fri, 22 May 2026 11:02:39 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beb58ff106sm21193645ad.74.2026.05.22.11.02.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 May 2026 11:02:39 -0700 (PDT) From: Komal Bajaj Date: Fri, 22 May 2026 23:32:24 +0530 Subject: [PATCH v3 1/5] dt-bindings: arm: qcom: Document Shikra and its EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260522-shikra-dt-v3-1-80ffde8a3dc4@oss.qualcomm.com> References: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> In-Reply-To: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779472947; l=1681; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=TnKOE7unCT/HQOtvafKdSU3ITE0Jp3sab/TyCby1k78=; b=lipHYk4WInft7+V0GCh+adx+B5S1zW0zaOQCUNgDx1cFqTwFKxvaTvPyDS1IpBJ4n2RGHCZUq DbSRO0zd0KqASjomeFsYUocpU55FNf6eUK8ZW6IDjIFp/wuCNEdpOU/ X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIyMDE4MCBTYWx0ZWRfX02f0jM2ElGRS THcM5qF0wyFKSYrT/5O6mJmihpeZpyFqf78kewtT6v+EIa0FmDBLwY9rIQo4wX5j4gYiPsHfl3N /Pl3V4NsnzmyETSEHJzaYnbuZYFYs3c8aI5OybNLLEG72xkKqZBgP5zJvRswk84iIOfQxvveuQm LbHgTMkQrk/PT88q8GVchdrXG33fNhHM5z3GOpjevjemptgW8ZuHATuQ7UQhI2TB6wnGp7qISLv gKTb+uGndJ+AYpTCRMug2KQc05A7LbtczD/AQdvo/NLAnJiuwT/phe/brfQYuxIRcpt3wfJOK2N 7xcprrzmJnTvgvrMeSHfthcFWjVtsWL9eviPayZxYUSFPfbNLCQB/cky1kTaO6UKja+IE/dEUMM JY5K6tAL8rm4tG4bM2mjXHmnkExMrzueEa0d1hvUvxYZrY8g4btEBQKOre28+7wyig5hCsuOE6P Z16TWlN998S9X4H6mIQ== X-Proofpoint-GUID: U3lJQ2C_KspQwOR6VhTg8LMgk0xK_BKE X-Authority-Analysis: v=2.4 cv=LNdWhpW9 c=1 sm=1 tr=0 ts=6a109a41 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=nhUW8Zqzme2qF2hNOrkA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-ORIG-GUID: U3lJQ2C_KspQwOR6VhTg8LMgk0xK_BKE X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-22_04,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 malwarescore=0 lowpriorityscore=0 priorityscore=1501 bulkscore=0 impostorscore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605220180 Shikra is a Qualcomm IoT SoC available in a System-on-Module (SoM) form factor. The SoM integrates the Shikra SoC, PMICs, and essential passives, and is designed to be mounted on carrier boards. Three eSoM variant are introduced: - CQM: retail variant with integrated modem - CQS: retail variant without modem - IQS: industrial-grade variant without modem Each SoM variant pairs with a common EVK carrier board provides debug UART, USB, and other peripheral interfaces. Add compatible strings for the CQ2390M, CQ2390S, IQ2390S SoM variant and its corresponding EVK boards. Signed-off-by: Komal Bajaj --- Documentation/devicetree/bindings/arm/qcom.yaml | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index 50cc18a6ec5e..cf7d241f8107 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -989,6 +989,24 @@ properties: - xiaomi,polaris - const: qcom,sdm845 =20 + - items: + - enum: + - qcom,shikra-cqm-evk + - const: qcom,shikra-cqm-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-cqs-evk + - const: qcom,shikra-cqs-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-iqs-evk + - const: qcom,shikra-iqs-som + - const: qcom,shikra + - items: - enum: - oneplus,billie2 --=20 2.34.1 From nobody Sun May 24 19:33:52 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EAF433672BE for ; Fri, 22 May 2026 18:02:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472977; cv=none; b=RyvIhk/GiyYo3xco9xkwQo6fwqTUGNH4UnivAWKNswwu9K+0jkex21ziRs5baDxS4SRKLYXFgivcTaClrvpLbXBKwH5SaVIL/wcqPidQTUoCpzLx1kwsVsAnv7Z00mWyIEiS7efvHw9jP37IByizsB/RWRYI8olj9BuA/rWgCMQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472977; c=relaxed/simple; bh=vcW6Z4ur1dlxVBQ2zewv/zyZVjIg7iq/rKhLQk1OD+Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rg8QGyH/Y++7i/K+Q4bUPMc1ovWp2MZ71zCRbq1W0HexwA5c67s73lpSQ4i5QKiedezg6S6hPd7ER9z23hkex8AkmWs3xB/kFGtYztTSihAwmC6p4x0wP+QNrDdhZUrJKfAzMqLDrNkM99f3OiSfhmHnBNgLof8DVvtVSLDxUY0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dXUGt+E7; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=iGx+yGHM; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dXUGt+E7"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="iGx+yGHM" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64MHfgDk3601306 for ; Fri, 22 May 2026 18:02:49 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= YeClXccKdw84tNocFQeSeTBL4QpqwKdx6WFnotIEFs4=; b=dXUGt+E78nlQcSAj fHL6JPqV743TcQ1Rn339vqe1YOTHEBp+ikt1vahMc366sHzmQKCj23xen25eKg7i dUpAnxfiXtdwEoVqzikJ9ecY7F6XxAeIz2/kc1lF117rndePifWiCEn+uQb5+1d0 33CykhLVy9BZJ9gMyeqrFUaiZqW030hJaPspTZXRu0AUuEEmqylfBjP6+90xIcdF U6jgKpIhM6vYm55uMvbjPRO33tRi6VEaITxQOPqtXsoQwvs/J+ellER3tICmqEyE jeUlP2mbrRkHdndff7K94ibkb7zS0jwMYcNB3/sImNkV44g0Q4x1L83bQ5BxWe0d ZE/Zlw== Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eaury02t0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 22 May 2026 18:02:49 +0000 (GMT) Received: by mail-pg1-f198.google.com with SMTP id 41be03b00d2f7-c850ff84ddfso3798543a12.2 for ; Fri, 22 May 2026 11:02:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779472969; x=1780077769; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YeClXccKdw84tNocFQeSeTBL4QpqwKdx6WFnotIEFs4=; b=iGx+yGHMmcyAxq0qObTqIkDas130x/AkRf51G3E8hpPQEHo5U6Qn1dgx6MC/Ezmcjn mwSshf1cbWfeWV3T9QmGK2+/QcBxp22Qhn0XMERI1fKQzR0zHLEZoF+nDc48jBPQCo1C NvKfELzbrezKbf0oBGIeUvXbXBcBk5+iEU7g7RAz5vIScZGVr/FAm3NAwn8FryY9wqan r5YUfzq0xmwzk7Wd+HKqsdnLe6u29Vhgr+FyVWloPXFK6fK3yZZgH0AuBXTs66eLsFrA oygbf2H7R2qciStUG6xNEpxEMxr4dyDtxg615P7fGulpVY/lvhoqrOFFg8YHGi15GHJV sChA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779472969; x=1780077769; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YeClXccKdw84tNocFQeSeTBL4QpqwKdx6WFnotIEFs4=; b=bJNuJthvabVY6XwoApXkgq19lnYhKuqbZoa+/sZ96hq2Q0H5SYQBCYKcBi+vUOK3sL 0unsIdtxPAQDSWVCq86DZA38F6c3au4f9AKjOrNlzw4T/tvpdOlpeu6UR4zorLvSX9nB HL7843O5OD0cCwhynj9S7KdSNJbVaq6gkVGXfAfNAdru6MQYzmijo+J9DUCkrDbw6oNM 3bM6mnTo/hu3G8Hb5wUIsGYAvxC1LTmTPJC9F4cHPOhrIABPkaEoppjjo6mvcRJEMQa7 jfDVu2tl30kZsWmMCzZdsFxOzM3pNee+TpnKjQ10tJYmDGBLWva31EE+aVgmV6kfSRxp O4Og== X-Forwarded-Encrypted: i=1; AFNElJ8fxmIuPEDiL3+ITF8ZSFJXhBaVqZwgeDEmzmDKInmxljoC/DvfERoOHyg9gKlxNLwIumvM236Upu1xnt0=@vger.kernel.org X-Gm-Message-State: AOJu0YyKszuRODo+NoZIiqqgM+UE2ofRSm0IKb5EdjsRSCjMh1RClb8K Rj0zTSi8fTcx39G5YkShpmckV0BLD3lWYZBtggTsqe122zbr2duzQZri+8C4JzqggcIRu9mtA49 bD9pRDNecVh8f8Hzp+IeMhqSIQgc5AYE45CqGIwSUNBqpEOG7Vjo2qIMBNGYkcHY0dLY= X-Gm-Gg: Acq92OGtM/OmrirPj098buVwh0nghwxpGc1PwXCwhGq8L8+ppYg2clA2++SzJ21h4cg 04d96ils+uA8OmcZZcV4M4HmZJUJKeR3svgPa/sUcxjLkbauDiL/oQDo7ESIwQCD6lvDst/pZjs +2+V1H0bofu/vvQRwFPPnb4MP9oc0p9coYXc/zye6GTC7Xf5KsVhwk/zI3FhlWNDDGdFOKkbB+i PzZQMLzRaMh9jPMDO/N/b8xTj9679ENc4LQppeeTgJWto5JDCHkxSCAZbqMjNEunP8Ry+LKk4o4 bwU0ACNGtAukpojoSG/ACw7VZ67UirkUPlIxHfX9EUHuqPYmvef9axrz9npUbi27o/oV10TjhqY YOwMg9SQZlUhFOWZ0uCr/jqsyBQO/GrVFrhFo X-Received: by 2002:a17:902:e790:b0:2b2:9d60:5eaf with SMTP id d9443c01a7336-2beb06325f2mr51627665ad.6.1779472968372; Fri, 22 May 2026 11:02:48 -0700 (PDT) X-Received: by 2002:a17:902:e790:b0:2b2:9d60:5eaf with SMTP id d9443c01a7336-2beb06325f2mr51626935ad.6.1779472967724; Fri, 22 May 2026 11:02:47 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beb58ff106sm21193645ad.74.2026.05.22.11.02.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 May 2026 11:02:46 -0700 (PDT) From: Komal Bajaj Date: Fri, 22 May 2026 23:32:25 +0530 Subject: [PATCH v3 2/5] arm64: dts: qcom: Introduce Shikra SoC base dtsi Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260522-shikra-dt-v3-2-80ffde8a3dc4@oss.qualcomm.com> References: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> In-Reply-To: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779472947; l=23603; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=vcW6Z4ur1dlxVBQ2zewv/zyZVjIg7iq/rKhLQk1OD+Q=; b=KhIgHs6otY1eXDBNGHJmkFM92NEByzaT7kUEMCQg/GFTD4XQBuREFZUA7EsXqc3NxAoz369bw x0P3Yw7z9gRAtImpDUSw1XdD9KzYGoQvcMI7/aPz5Y22fHnFijbmTFm X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIyMDE4MCBTYWx0ZWRfX0S8itzOCEiNx MWDB1yOjPpEeEuJZKEivKKIgeXE28xiMSgxRhCAGVNL+skftHM5HL7GMYIJ7Hetn4E43TkmZlmD x6JfR9jP4+FN66qkpjFGhPK3qwU7MWPxuuX+5+Wybws3cbDl4fr+L19dBRYXewO1LGOlWR/6YX/ 0eACaT3qgIWyDTZ2I41ARPezEMc1LED8Zn3b08HnBSR51rk+AsE5OX2sgUIbcXuUEA7sK+WIYG/ guwxKHGNCSE9/gXBzy2xiASf2PuvjbpyidmvTIAIocONdQd90KXXL+kvqUmx6wtQ2t64tvZTIkr 90g49MW4AjACbDjrfkokex1XBFM/jJr587QVv5U6IZtE4eNUlDbK6BDPzj3azcaKFrNey97ZCnB 20dVRRTsgQaQ7yp1wyHpmQRVkhOnt92hiI4o0dBcnz7Sy4ERxj3HEogh19bQV5bKSuMWsUTfSbi CKIZKpXfvUDAcQRIGKw== X-Proofpoint-ORIG-GUID: bVx_cwCJsvwpmO4NOlW5UngujR5ZXCci X-Authority-Analysis: v=2.4 cv=d8fFDxjE c=1 sm=1 tr=0 ts=6a109a49 cx=c_pps a=Qgeoaf8Lrialg5Z894R3/Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=6UBnnb2_QDgcJB-b6ocA:9 a=QEXdDO2ut3YA:10 a=x9snwWr2DeNwDh03kgHS:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: bVx_cwCJsvwpmO4NOlW5UngujR5ZXCci X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-22_04,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 adultscore=0 lowpriorityscore=0 spamscore=0 clxscore=1015 malwarescore=0 priorityscore=1501 phishscore=0 impostorscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605220180 Add initial device tree support for the Qualcomm Shikra SoC, an IoT-focused platform built around a heterogeneous CPU cluster (Cortex-A55 + Cortex-A78C) with RPM-based power and clock management. Enable support for the following peripherals: - CPU nodes - Global Clock Controller (GCC) - RPM-based clock controller (RPMCC) and power domains (RPMPD) - Interrupt controller - Top Level Mode Multiplexer (TLMM) - Debug UART - eMMC host controller - System timer and watchdog Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Reviewed-by: Konrad Dybcio Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 842 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 842 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi new file mode 100644 index 000000000000..a4334d99c1f3 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -0,0 +1,842 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + interrupt-parent =3D <&intc>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32764>; + #clock-cells =3D <0>; + }; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x100>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x200>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78c"; + reg =3D <0x0 0x300>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + capacity-dmips-mhz =3D <1946>; + dynamic-power-coefficient =3D <489>; + + l2_3: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3>; + cache-size =3D <0x40000>; + }; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + + core2 { + cpu =3D <&cpu2>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu3>; + }; + }; + }; + + l3: l3-cache { + compatible =3D "cache"; + cache-level =3D <3>; + cache-unified; + cache-size =3D <0x80000>; + }; + }; + + firmware { + scm { + compatible =3D "qcom,scm-shikra", "qcom,scm"; + clocks =3D <&rpmcc RPM_SMD_CE1_CLK>; + clock-names =3D "core"; + qcom,dload-mode =3D <&tcsr_regs 0x13000>; + #reset-cells =3D <1>; + interconnects =3D <&system_noc MASTER_CRYPTO_CORE0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + }; + }; + + memory@80000000 { + device_type =3D "memory"; + /* We expect the bootloader to fill in the size */ + reg =3D <0x0 0x80000000 0x0 0x0>; + }; + + pmu-a55 { + compatible =3D "arm,cortex-a55-pmu"; + interrupts =3D ; + }; + + pmu-a78c { + compatible =3D "arm,cortex-a78-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + rpm: remoteproc { + compatible =3D "qcom,shikra-rpm-proc", "qcom,rpm-proc"; + + glink-edge { + compatible =3D "qcom,glink-rpm"; + interrupts =3D ; + qcom,rpm-msg-ram =3D <&rpm_msg_ram>; + mboxes =3D <&apcs_glb 0>; + + rpm_requests: rpm-requests { + compatible =3D "qcom,rpm-shikra", "qcom,glink-smd-rpm"; + qcom,glink-channels =3D "rpm_requests"; + + rpmcc: clock-controller { + compatible =3D "qcom,rpmcc-shikra", "qcom,rpmcc"; + clocks =3D <&xo_board>; + clock-names =3D "xo"; + #clock-cells =3D <1>; + }; + + rpmpd: power-controller { + compatible =3D "qcom,shikra-rpmpd"; + #power-domain-cells =3D <1>; + operating-points-v2 =3D <&rpmpd_opp_table>; + + rpmpd_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + rpmpd_opp_min_svs: opp1 { + opp-level =3D ; + }; + + rpmpd_opp_low_svs: opp2 { + opp-level =3D ; + }; + + rpmpd_opp_svs: opp3 { + opp-level =3D ; + }; + + rpmpd_opp_svs_plus: opp4 { + opp-level =3D ; + }; + + rpmpd_opp_nom: opp5 { + opp-level =3D ; + }; + + rpmpd_opp_nom_plus: opp6 { + opp-level =3D ; + }; + + rpmpd_opp_turbo: opp7 { + opp-level =3D ; + }; + + rpmpd_opp_turbo_plus: opp8 { + opp-level =3D ; + }; + }; + }; + }; + }; + + mpm: interrupt-controller { + compatible =3D "qcom,mpm"; + qcom,rpm-msg-ram =3D <&apss_mpm>; + interrupts =3D ; + mboxes =3D <&apcs_glb 1>; + interrupt-controller; + #interrupt-cells =3D <2>; + #power-domain-cells =3D <0>; + interrupt-parent =3D <&intc>; + qcom,mpm-pin-count =3D <96>; + qcom,mpm-pin-map =3D <2 275>, /* TSENS0 uplow */ + <12 422>, /* DWC3 ss_phy_irq */ + <58 272>, /* QUSB2_PHY dmse_hv_vddmx */ + <59 273>, /* QUSB2_PHY dpse_hv_vddmx */ + <86 183>, /* MPM wake, SPMI */ + <90 157>, /* QUSB2_PHY DM */ + <91 158>; /* QUSB2_PHY DP */ + }; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + hyp_mem: hyp@80000000 { + reg =3D <0x0 0x80000000 0x0 0x1600000>; + no-map; + }; + + xblboot_mem: xblboot@85e00000 { + reg =3D <0x0 0x85e00000 0x0 0x100000>; + no-map; + }; + + secdata_apss_mem: secdata-apss@85fff000 { + reg =3D <0x0 0x85fff000 0x0 0x1000>; + no-map; + }; + + smem_mem: smem@86000000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x86000000 0x0 0x200000>; + no-map; + + hwlocks =3D <&tcsr_mutex 3>; + }; + + audio_heap_mem: audio-heap@86200000 { + reg =3D <0x0 0x86200000 0x0 0x100000>; + no-map; + }; + + tz_stat_mem: tz-stat@a0000000 { + reg =3D <0x0 0xa0000000 0x0 0x100000>; + no-map; + }; + + qtee_mem: qtee@a1300000 { + reg =3D <0x0 0xa1300000 0x0 0x500000>; + no-map; + }; + + tz_apps_mem: tz-apps@a1800000 { + reg =3D <0x0 0xa1800000 0x0 0x2100000>; + no-map; + }; + + mpss_wlan_mem: mpss-wlan@ab000000 { + reg =3D <0x0 0xab000000 0x0 0x6e00000>; + no-map; + }; + + wlan_mem: wlan@b2300000 { + reg =3D <0x0 0xb2300000 0x0 0x100000>; + no-map; + }; + + cdsp_mem: cdsp@b2400000 { + reg =3D <0x0 0xb2400000 0x0 0x1900000>; + no-map; + }; + + gpu_micro_code_mem: gpu-micro-code@b3d00000 { + reg =3D <0x0 0xb3d00000 0x0 0x2000>; + no-map; + }; + + video_mem: video@b3d02000 { + reg =3D <0x0 0xb3d02000 0x0 0x700000>; + no-map; + }; + + lmcu_mem: lmcu@b4402000 { + reg =3D <0x0 0xb4402000 0x0 0x300000>; + no-map; + }; + + lmcu_dtb_mem: lmcu-dtb@b4702000 { + reg =3D <0x0 0xb4702000 0x0 0x40000>; + no-map; + }; + }; + + soc: soc@0 { + compatible =3D "simple-bus"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + + tcsr_mutex: syscon@340000 { + compatible =3D "qcom,tcsr-mutex"; + reg =3D <0x0 0x00340000 0x0 0x20000>; + #hwlock-cells =3D <1>; + }; + + tcsr_regs: syscon@3c0000 { + compatible =3D "qcom,shikra-tcsr", "syscon"; + reg =3D <0x0 0x003c0000 0x0 0x40000>; + }; + + tlmm: pinctrl@500000 { + compatible =3D "qcom,shikra-tlmm"; + reg =3D <0x0 0x00500000 0x0 0x700000>; + + interrupts =3D ; + + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + gpio-ranges =3D <&tlmm 0 0 165>; + wakeup-parent =3D <&mpm>; + + qup_uart0_default: qup-uart0-default-state { + pins =3D "gpio0", "gpio1"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-disable; + }; + + sdc1_state_on: sdc1-on-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <6>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <6>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <6>; + bias-pull-up; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-pull-down; + }; + }; + + sdc1_state_off: sdc1-off-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-bus-hold; + }; + }; + }; + + mem_noc: interconnect@d00000 { + compatible =3D "qcom,shikra-mem-noc-core"; + reg =3D <0x0 0x00d00000 0x0 0x43080>; + clocks =3D <&gcc GCC_DDRSS_GPU_AXI_CLK>; + clock-names =3D "gpu_axi"; + #interconnect-cells =3D <2>; + }; + + llcc: system-cache-controller@e00000 { + compatible =3D "qcom,shikra-llcc"; + reg =3D <0x0 0x00e00000 0x0 0x80000>, + <0x0 0x00f00000 0x0 0x80000>, + <0x0 0x01000000 0x0 0x80000>; + reg-names =3D "llcc0_base", + "llcc1_base", + "llcc_broadcast_base"; + interrupts =3D ; + }; + + gcc: clock-controller@1400000 { + compatible =3D "qcom,shikra-gcc"; + reg =3D <0x0 0x01400000 0x0 0x1f0000>; + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>; + power-domains =3D <&rpmpd RPMPD_VDDCX>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + system_noc: interconnect@1880000 { + compatible =3D "qcom,shikra-sys-noc"; + reg =3D <0x0 0x01880000 0x0 0x6a080>; + clocks =3D <&gcc GCC_EMAC0_AXI_SYS_NOC_CLK>, + <&gcc GCC_EMAC1_AXI_SYS_NOC_CLK>, + <&gcc GCC_SYS_NOC_USB2_PRIM_AXI_CLK>, + <&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>; + clock-names =3D "emac0_axi", + "emac1_axi", + "usb2_axi", + "usb3_axi"; + #interconnect-cells =3D <2>; + + clk_virt: interconnect-clk { + compatible =3D "qcom,shikra-clk-virt"; + #interconnect-cells =3D <2>; + }; + + mc_virt: interconnect-mc { + compatible =3D "qcom,shikra-mc-virt"; + #interconnect-cells =3D <2>; + }; + + mmrt_virt: interconnect-mmrt { + compatible =3D "qcom,shikra-mmrt-virt"; + #interconnect-cells =3D <2>; + }; + + mmnrt_virt: interconnect-mmnrt { + compatible =3D "qcom,shikra-mmnrt-virt"; + #interconnect-cells =3D <2>; + }; + }; + + config_noc: interconnect@1900000 { + compatible =3D "qcom,shikra-config-noc"; + reg =3D <0x0 0x01900000 0x0 0x8080>; + #interconnect-cells =3D <2>; + }; + + qfprom: efuse@1b44000 { + compatible =3D "qcom,shikra-qfprom", "qcom,qfprom"; + reg =3D <0x0 0x01b44000 0x0 0x3000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + qusb2_hstx_trim_1: hstx-trim@25b { + reg =3D <0x25b 0x1>; + bits =3D <1 4>; + }; + + gpu_speed_bin: gpu-speed-bin@2006 { + reg =3D <0x2006 0x2>; + bits =3D <5 8>; + }; + }; + + spmi_bus: spmi@1c40000 { + compatible =3D "qcom,spmi-pmic-arb"; + reg =3D <0x0 0x01c40000 0x0 0x1100>, + <0x0 0x01e00000 0x0 0x2000000>, + <0x0 0x03e00000 0x0 0x100000>, + <0x0 0x03f00000 0x0 0xa0000>, + <0x0 0x01c0a000 0x0 0x26000>; + reg-names =3D "core", + "chnls", + "obsrvr", + "intr", + "cnfg"; + interrupts-extended =3D <&mpm 86 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + #address-cells =3D <2>; + #size-cells =3D <0>; + qcom,channel =3D <0>; + qcom,ee =3D <0>; + }; + + rpm_msg_ram: sram@45f0000 { + compatible =3D "qcom,rpm-msg-ram", "mmio-sram"; + reg =3D <0x0 0x045f0000 0x0 0x7000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0 0x0 0x045f0000 0x7000>; + + apss_mpm: sram@1b8 { + reg =3D <0x1b8 0x48>; + }; + }; + + sram@4690000 { + compatible =3D "qcom,rpm-stats"; + reg =3D <0x0 0x04690000 0x0 0x14000>; + }; + + sdhc_1: mmc@4744000 { + compatible =3D "qcom,shikra-sdhci", "qcom,sdhci-msm-v5"; + + reg =3D <0x0 0x04744000 0x0 0x1000>, + <0x0 0x04745000 0x0 0x1000>; + reg-names =3D "hc", + "cqhci"; + + iommus =3D <&apps_smmu 0xc0 0x0>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "iface", + "core", + "xo"; + + interconnects =3D <&system_noc MASTER_SDCC_1 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &config_noc SLAVE_SDCC_1 RPM_ACTIVE_TAG>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + power-domains =3D <&rpmpd RPMPD_VDDCX>; + operating-points-v2 =3D <&sdhc1_opp_table>; + + qcom,dll-config =3D <0x000f642c>; + qcom,ddr-config =3D <0x80040868>; + + bus-width =3D <8>; + + mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + + resets =3D <&gcc GCC_SDCC1_BCR>; + + status =3D "disabled"; + + sdhc1_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmpd_opp_low_svs>; + opp-peak-kBps =3D <250000 133320>; + opp-avg-kBps =3D <104000 0>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmpd_opp_nom>; + opp-peak-kBps =3D <800000 300000>; + opp-avg-kBps =3D <400000 0>; + }; + }; + }; + + qupv3_0: geniqup@4ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x04ac0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + uart0: serial@4a80000 { + compatible =3D "qcom,geni-debug-uart"; + reg =3D <0x0 0x04a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart0_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + }; + + sram@c11e000 { + compatible =3D "qcom,shikra-imem", "mmio-sram"; + reg =3D <0x0 0x0c11e000 0x0 0x1000>; + ranges =3D <0x0 0x0 0x0c11e000 0x1000>; + + no-memory-wc; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + pil-sram@94c { + compatible =3D "qcom,pil-reloc-info"; + reg =3D <0x94c 0xc8>; + }; + }; + + apps_smmu: iommu@c600000 { + compatible =3D "qcom,shikra-smmu-500", "qcom,smmu-500", "arm,mmu-500"; + reg =3D <0x0 0x0c600000 0x0 0x80000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + intc: interrupt-controller@f200000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0xf200000 0x0 0x10000>, + <0x0 0xf240000 0x0 0x80000>; + + interrupts =3D ; + + #interrupt-cells =3D <4>; + interrupt-controller; + + #redistributor-regions =3D <1>; + redistributor-stride =3D <0x0 0x20000>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1 &cpu2>; + }; + + ppi_cluster1: interrupt-partition-1 { + affinity =3D <&cpu3>; + }; + }; + }; + + apcs_glb: mailbox@f400000 { + compatible =3D "qcom,shikra-apss-shared", "qcom,sdm845-apss-shared"; + reg =3D <0x0 0x0f400000 0x0 0x1000>; + #mbox-cells =3D <1>; + }; + + watchdog@f410000 { + compatible =3D "qcom,apss-wdt-shikra", "qcom,kpss-wdt"; + reg =3D <0x0 0x0f410000 0x0 0x1000>; + interrupts =3D , + ; + clocks =3D <&sleep_clk>; + }; + + timer@f420000 { + compatible =3D "arm,armv7-timer-mem"; + reg =3D <0x0 0x0f420000 0x0 0x1000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x0 0x0 0x0 0x10000000>; + + frame@f421000 { + reg =3D <0x0f421000 0x1000>, + <0x0f422000 0x1000>; + frame-number =3D <0>; + interrupts =3D , + ; + }; + + frame@f423000 { + reg =3D <0x0f423000 0x1000>; + frame-number =3D <1>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f425000 { + reg =3D <0x0f425000 0x1000>; + frame-number =3D <2>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f427000 { + reg =3D <0x0f427000 0x1000>; + frame-number =3D <3>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f429000 { + reg =3D <0x0f429000 0x1000>; + frame-number =3D <4>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42b000 { + reg =3D <0x0f42b000 0x1000>; + frame-number =3D <5>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42d000 { + reg =3D <0x0f42d000 0x1000>; + frame-number =3D <6>; + interrupts =3D ; + status =3D "disabled"; + }; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + + interrupts =3D , + , + , + ; + }; +}; --=20 2.34.1 From nobody Sun May 24 19:33:52 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BF2052CCB9 for ; Fri, 22 May 2026 18:02:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472980; cv=none; b=NPq4pHA94B+dYHfONIYQy5jr+nL9T4CNckBq/bl3jWOzlor+jNyRjfqRPbKMtEPne+VXCf642Vo5xUUDqB9ud23MvDc2hW0kZ31WreRYvmQrpUdJjrGZT5DTRcRyaZdxUvvpCmXKQA3TMZ8NUNELlqdrvi9Cl/N+3SXs5DRyito= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472980; c=relaxed/simple; bh=gyY1XiTKArO3gJDJCSJfjS7xSgApxMt112/xnTGtpAM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RPY6xroXxBHOZf5p2ebHLP1iI/YgG0KBXAzElzDqeBunPRlEOpgUHEkhd0h/hiKxJ/vHLmsZ+GlUj/PYHQUjg8OaTo4SqKiw3ZGTPeJblS5+86nUKwlTXAnLJNxUcHzKGxoDMubduRKtJypsljT5jF7lnv7K23/W/fqAlv1iaGw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Kbf/6Gs5; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=IpHAVk8V; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Kbf/6Gs5"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="IpHAVk8V" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64MG0ZY93476953 for ; Fri, 22 May 2026 18:02:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LYbCyoSrxp2f0yxvAlcjf3VHWtL27L0/ddWablgzkzk=; b=Kbf/6Gs5EBaOfZpY e42nxdQPhPyuAqLIxy2J9TipfdTHdsLkg2bRpgxKX5/AcbOid0ZacorUyQIaBBzG H7ndCf//zV3X3gQgMxJ06BGwUv2kEtQMQzuH2aieXYeQJeWtXSD56D7tMcbH4GI1 OKaVAkJUT1MEEOqRsatYpWH2zB+2dei9OysI1i0Nsb3DPgwy6bfKN8VTg9cNHbQi SVWU7qMkfoXKq3xcGep/TMx6g+ci8zU/QgEjHzyUe9+P5txlir0rP1BGYdrsfDr+ 0LeambT3s81BS53Bw+fiqa5jZryOTsDDKZhRqu6qoul2oVjVux43tiySRp5P13eb w3xMjg== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eat9r8f0n-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 22 May 2026 18:02:54 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2b2ecc96a9aso85198125ad.1 for ; Fri, 22 May 2026 11:02:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779472974; x=1780077774; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=LYbCyoSrxp2f0yxvAlcjf3VHWtL27L0/ddWablgzkzk=; b=IpHAVk8Vy6BAZNQp8SiU+K1nqor2wj3IFZstqNkGu/TuQC+42Ek2B3wRmtieNnMTU3 0uKGYGvJJfbn4HHpnZ6qUGXuY5J1edHb+DTm/yuJhwGSsZyUBvuo3babQnQpp4NZqsnY x+FTo7js+rubKc8OnXQxRMzPVYv5Ra5RVY3xwIjUJWkH4Vw9HTyuC0Ush6mvSfv42w0B L5PEBRWSpyGpePbVCcX2Ef2M9qBkwffByzKJ9ibs0WTroVsdZxcJaqBARcf4eeKSFg8D 06is6EhAXHoLbW1OrWs8mbnwCLSE2o1NPgBlti5V0wl4SPVQKbR0H/IiOqBi3/4z0CNd yq7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779472974; x=1780077774; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=LYbCyoSrxp2f0yxvAlcjf3VHWtL27L0/ddWablgzkzk=; b=Sw6NECXDfVSZ1jUH0JsMXKbgYFarGsLJKWQhgUGXCDRd2j63B+tvDl4Jdn/CZ+9PBk UZhh5jLUrHoEa9iPmbeAP5rV/+u1/KNy0ERusOxSqIQTPFh90/IAZqNMjm+ysJg2PBFb P9goHeqgrZNSVSUiJCRws1Ao+TB1hF7APv3YW7txgFe+7Mv9Rr4dzn7HwmK/1w8rS1fS froVyqWwhsMOAu/Sc56HwKuHGoEzoMjI8ZyLba/xLiWSsTfAtlcA/+Q7ZOf5uQ+q4tpZ kLwoJgah9eG1SDyMHLh4WZASRlLjJBgOvjejjJgvK+c0pOmCwG9bYYLyIzIFPOsGR+L5 tYNA== X-Forwarded-Encrypted: i=1; AFNElJ8QEaimPGxJAlwcxZ8xCREgUGx5JY/xKJ1SALZAr4Ecph4j9i09Vw+XN+9uwhp7asIhp2djfohePBkIoyM=@vger.kernel.org X-Gm-Message-State: AOJu0YxDc2JmPyWZxTKFNJQR93bvwddPMkNwnzMarGEl0TpQBsMtKH+n G4cfmYXy9dGfOnp5EV/74Kd8+7NqaBbpdjBI11jDABnYLNd3i9l4g6I4Dt+dss8eh834k1b38r0 0UMC5cxgmp7PJX3MUCoOttO/Q8VYGDqnxY2ezS46ZYAHih0m1TbufZg/lG228yHefUNI= X-Gm-Gg: Acq92OF5czgiSRv0qlIbnlOMbyw8K1jNF233l0y0pGEoe9Mdf9sIvqa50WPMUFwIy4t r5m/my4Pbcj0GBiGmAgTy0jd+jcnMwmku2Ltihdk/ljIh+6MyLRQdsmmlhFbFtse112PuecI6Jv XFoGihJRuxhMc0EaP/TyfCIOMYf1TkUH9unY2Ey9cDD1jiJbSElOHleBnvMB/t4tokT14ZMDB1p UvA556PZzfGiDJ6U+xIZ9NUF523x1p9ReEy0CwWPZCxDDJ15E/16lyB02uiB/fXi5Af/kXQCOlk vulXxHukIIV5Koa8WCGRJDDDl/hxx0+fxGVDnbiJGAIsHAPM9zr2SCbdacgstWFkHeCaPI+bbg7 WNLfpexd7b2jzD4D9wam1yWkjHLgVaNv1fxgs X-Received: by 2002:a17:903:1a10:b0:2bd:2430:eb7b with SMTP id d9443c01a7336-2beb06cbf6cmr53141215ad.12.1779472973796; Fri, 22 May 2026 11:02:53 -0700 (PDT) X-Received: by 2002:a17:903:1a10:b0:2bd:2430:eb7b with SMTP id d9443c01a7336-2beb06cbf6cmr53140605ad.12.1779472973267; Fri, 22 May 2026 11:02:53 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beb58ff106sm21193645ad.74.2026.05.22.11.02.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 May 2026 11:02:52 -0700 (PDT) From: Komal Bajaj Date: Fri, 22 May 2026 23:32:26 +0530 Subject: [PATCH v3 3/5] arm64: dts: qcom: Add Shikra CQ2390M SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260522-shikra-dt-v3-3-80ffde8a3dc4@oss.qualcomm.com> References: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> In-Reply-To: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Rakesh Kota X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779472947; l=4361; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=gyY1XiTKArO3gJDJCSJfjS7xSgApxMt112/xnTGtpAM=; b=3hw0jq4U6PlOsygUfYiXLFHUOBdUHGipF5u5OsPsLZrj2E3lxCbBDryNt8DZzBw0Y9TPqVJOe cUBb9e7XfLRDkr6i4wecDON2DKyFAnSKvdbYj3ZGtiJSUZi4dvdzu7P X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Authority-Analysis: v=2.4 cv=dt/rzVg4 c=1 sm=1 tr=0 ts=6a109a4e cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=s31jhp6hv9j5UOuNascA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-ORIG-GUID: nCt5L91O5bqXhPsMBf_-sF3n2A4-hhpF X-Proofpoint-GUID: nCt5L91O5bqXhPsMBf_-sF3n2A4-hhpF X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIyMDE4MCBTYWx0ZWRfX0J9Vfwr2p+Px FgKKX1NxX3HDax0GHKMbLIl+qeHHF431052ImfTGmIaG33CfmJh1f5pNzEEoFgJ/J0/Za2LDHGR HtR9FmOSkkZtIgmm0qMzj/S70THnGO0vUh3zlr/cBXGo/FG/zrX1QUmiA+59L5tJICL7w/yUDzt NGofmShKiZRObsX80Ths4El01+wRiXdpi5S8X4OUL5w8yZF43aE8t8Sqp+SqVxmv9kXGoPgS8JC RXp1NhH8YuzZhzezpP549sd7N+FFS8vytT0GiiSwk119PqTxcqW8fY62E0MCvrTJivTzVV/My+u YlEZeqGIGwaB7uLEAHCX4XfLFyZ1wif9SRPS9Na/pz3xA+0AnbdVj4R6rNugqUvMEBR1lQXS9BE Kkj/j1IVV/5VIO79MmBNdJ68ltRSTHQ5etTlni2gUaAN4lKtD/mX0FDAtBp9qFLF688iZ2fYGnk v2sjtwMxrn3rA/kpvwg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-22_04,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 clxscore=1015 phishscore=0 adultscore=0 lowpriorityscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605220180 Add device tree include for the CQ2390M variant of the Shikra System-on-Module, a compact compute module integrating the Shikra SoC and PMIC for IoT applications, designed to mount on carrier boards. - shikra-cqm-som.dtsi: Retail SoM with modem (PM4125 and PM8005 PMIC) The DTSI includes the common shikra.dtsi, adds PM4125 and PM8005 PMIC regulator definitions specific to this variant. Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi | 156 +++++++++++++++++++++++= ++++ 1 file changed, 156 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-cqm-som.dtsi new file mode 100644 index 000000000000..97966cff8896 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi @@ -0,0 +1,156 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "shikra.dtsi" +#include "pm4125.dtsi" +#include "pm8005.dtsi" + +/ { + gpio-key { + compatible =3D "gpio-keys"; + label =3D "gpio-keys"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vol_up_n>; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm4125_gpios 9 GPIO_ACTIVE_LOW>; + linux,input-type =3D <1>; + linux,code =3D ; + wakeup-source; + debounce-interval =3D <15>; + linux,can-disable; + }; + }; +}; + +&pm4125_gpios { + vol_up_n: vol-up-n-state { + pins =3D "gpio9"; + function =3D PMIC_GPIO_FUNC_NORMAL; + input-enable; + bias-pull-up; + power-source =3D <0>; + }; +}; + +&pm4125_resin { + linux,code =3D ; + status =3D "okay"; +}; + +&pm8005_regulators { + status =3D "disabled"; +}; + + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm2250-regulators"; + + pm4125_s2: s2 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm4125_l3: l3 { + regulator-min-microvolt =3D <624000>; + regulator-max-microvolt =3D <650000>; + }; + + pm4125_l4: l4 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l5: l5 { + regulator-min-microvolt =3D <1232000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l6: l6 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm4125_l7: l7 { + regulator-min-microvolt =3D <664000>; + regulator-max-microvolt =3D <664000>; + }; + + pm4125_l8: l8 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l10: l10 { + regulator-min-microvolt =3D <1304000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l12: l12 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <975000>; + }; + + pm4125_l13: l13 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l14: l14 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l16: l16 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l17: l17 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm4125_l18: l18 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l19: l19 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l20: l20 { + regulator-min-microvolt =3D <2952000>; + regulator-max-microvolt =3D <2952000>; + }; + + pm4125_l21: l21 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3056000>; + }; + + pm4125_l22: l22 { + regulator-min-microvolt =3D <3304000>; + regulator-max-microvolt =3D <3304000>; + }; + }; +}; --=20 2.34.1 From nobody Sun May 24 19:33:52 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F79836680E for ; Fri, 22 May 2026 18:03:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472988; cv=none; b=GRnj9l+5NCRXDeuKYMsfURetyoqlAo6mofby48UyHHWph7plsOf+qaQOTiGfqKogjvJgxRimqLLBWZGc+X/p8+LUD/mmZd2WrGjXRzRzxZQPxORkRrRE19I2j6NGL0bqJnaZDP42AaE7BYNur35JZg1hfGClJy4C97AKgBBpRTM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472988; c=relaxed/simple; bh=ODfMe8YwpE9zm6WOKy1yvRuBsZs9KnzIUkMMO4tFT3E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bCbCNGPfohP5y+g6hYFFVYVMr+QZ4pqvC2aeueJalxrLAnSkrxjSdGZqPdehrKEISQoIwIBUE5/BTiNgCE370Jb+eT2GsamG+rnPC1/AmaIaUBqbYK/o5BTgIR/xPycpIg9zUNQ3AqyHGxWMshG3z4SZEGuKkKb8EdGSUY5W0xE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=fPQpNPse; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=XOabe8SB; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="fPQpNPse"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="XOabe8SB" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64MG0bA73476962 for ; Fri, 22 May 2026 18:03:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=fPQpNPseu/T78jvD 0yn6iOPXMQufvBZZdgGzPqz4s3BU9EbcM8mXoJO/Ur/GyH56vgM6xigpTD/Fo1t2 +4ewgfq6aCjYm6/U31NroVELaaE0pspoOVMOdhfVjjvul8SBi4eFgOjMqM+4mtUw 5kV0ky/kF1sxujWsvEbFvOXf5eRHUhWrsN9DeT+I0KWi8MSPUsnp4flsg0N1mFYD jWYdnpz60meKNUOojMHzywlSjc9Q9x74KWMZFZ1P2zLEYA93E2vIOqQivKjI650I tU+LTslg3EWjFleE91wgsSpOfUMHpm7Wt4wMEZ9w6j8EN/LuGzJz5SJC+sXCqcEE qdhSAQ== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eat9r8f0y-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 22 May 2026 18:02:59 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2beb9002a00so5419305ad.0 for ; Fri, 22 May 2026 11:02:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779472979; x=1780077779; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=XOabe8SBl6at3XeJUxiOiIUOV7ygKoB9opIu8i9ai/4zMW0IMzf9KCXp+jn943+q+t cXIoOsL8FDypawvzguDPDU49CDzLmi9DriENfyvdryC1UOwPstwQzspTBpG7J3oqgvRY eFfie1hZH5VuWpfyGcd158cRgoLr/0+HcGhlpUwqk1ZiTtDqcMgZnxZY1YmH468n76sL s70Z3FmO+qxankjuCWUD6BvFoYfGi18heyCfjxYQSLqqISEkH4DpUnHUs5IqKCXJURso vJ6GUsfahseml2+7UWwrvzWmS/hfSZjfaUeNTfLZM7lfsi+oHm9XZV7AlpTeekZwO0H8 YR6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779472979; x=1780077779; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=IlhEybdLwbReB9UAd0lx67zdA/XyQhjGmwbRzt5Ttzg=; b=j6APrU1egv5ITLrGCaLmX4MJvM0BPx1NZQRta/RmketBWAFd0gvFl9zzmRjm4Ntg7i rAYOZIYxT4sMGeeT6q3t68d8hgLdPYhjSsvwCoS+2wFZMC/TaHJ+AIE4bCa17D/Qf3zQ pgKTFUJaDjpcDf9rQWeRKxrmRiz134xlKtcOzTB8KJsSWQWZnkDRrKdfldWGO5pvMkLl yWjqFM4Zu2yuCDqThNN3PJVo2TUoNmvmrnn9q5VSY4uvs+fENTADCNhvowqeXPk2c77E G2QSubhfCuC2opGITR2NxY2ilZXaxTj24q1t6BiC1hCCvzGgN9gdHlBWUv8hcopy/2tf rLbg== X-Forwarded-Encrypted: i=1; AFNElJ83PblVGxmxV0wsfyGv0l2czPOVr2cRLQSJmHAy7D+fUpFfN7FWuFn3fhBd9FoFHLbSK7pFc5Tv0OKpM7E=@vger.kernel.org X-Gm-Message-State: AOJu0YyDuKjHwyR/DC25PUwRAAAorR5jf1KzQr7k0MuR0KNR43p904ky yaol6MGSJih3wIgcC/UimuvKPF2AV2AO0xNtU9aiTDJs4s6lHvr44u0xGPhFs+hfFzVwuruujxZ 0u0WDvqPL2q777oL2aCL+oFVTHiEqwf80x5dOtY/MT6DAaEHgi29t/ZSVvRz1Vn2jeOM= X-Gm-Gg: Acq92OE88uf450MV1cZR1AK7E3AhA65xFidNidyU/pTn+bQ1dM9usMrg9YKkBsbYq1V nmr7f54L6umLSj/9idy3ZSI2Ax5NmbX9my6l8bhMzRBRXjPRZ6AzfJ+Fsj0l/u6TCZJYX0WGpnV sku/K9L7CcbtzoJKr7zNUL2j73L2mwyXUX4uqXGfcCTp5X7IExCMiNpeL3XwZFjM9WFP7midzX5 ZuHwlhe3yOznG8LalwBa7g0tgXl6li8c6N1LDRZd9G/eDqRuIg5zbsmmRKIfesQErwgsFYcbsMW C5EY5yw8BEyEJjauy4lJo1y50O+Jlte+PZCWRAsF1P2QzCuEMZSHwWvf+bmwTbEOpaCTVk1Ia4j TscVaxqantawpOPI0D1TWgUYX8kzVQS9xej6eavdHhDIMfv8= X-Received: by 2002:a17:903:41c2:b0:2b4:6d92:b002 with SMTP id d9443c01a7336-2beb07db743mr50570415ad.37.1779472979178; Fri, 22 May 2026 11:02:59 -0700 (PDT) X-Received: by 2002:a17:903:41c2:b0:2b4:6d92:b002 with SMTP id d9443c01a7336-2beb07db743mr50569905ad.37.1779472978605; Fri, 22 May 2026 11:02:58 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beb58ff106sm21193645ad.74.2026.05.22.11.02.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 May 2026 11:02:58 -0700 (PDT) From: Komal Bajaj Date: Fri, 22 May 2026 23:32:27 +0530 Subject: [PATCH v3 4/5] arm64: dts: qcom: Add Shikra IQ2390S SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260522-shikra-dt-v3-4-80ffde8a3dc4@oss.qualcomm.com> References: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> In-Reply-To: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779472947; l=4539; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=ODfMe8YwpE9zm6WOKy1yvRuBsZs9KnzIUkMMO4tFT3E=; b=KtKGO14IoZEn6XSmwkQjzh4RuB8D4vLo7VQiZcMsGVg9S8KCU8nTWc8JpyPOZ34BkgdurHD59 ZFJAPGhlzEZCswyt7EKFSviffQ/DZ23ebGTm9J60w93SEh7BBnzHOsT X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Authority-Analysis: v=2.4 cv=dt/rzVg4 c=1 sm=1 tr=0 ts=6a109a53 cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=IZjsGcCFCfEoDLf82CEA:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-ORIG-GUID: OxJppcBd3sfCfqeeOd6k7MXw1FKTSLz9 X-Proofpoint-GUID: OxJppcBd3sfCfqeeOd6k7MXw1FKTSLz9 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIyMDE4MCBTYWx0ZWRfX+5EsYW/CPYmd mmKAN6k5Cy7QVcQPNvqqbremGvgFaZ3uFP2ngzikuBNPNEkZr7aO5Y4z55sIDDDcmI0RraVIU1J o32XNHEPhYQjTCOthfOACcyLyneK0PR77t3zWcngmnI53WNNZhivOLMA/9Rt9ywyaNdk8slnwDv 3iBnV1zvoTAycS3A5gZBYaf2S3zCznR4DMyQDbYVNNn7nKENwPrf+GJti9S5XpIrIC80thsHCBr W+WtCf1beJepv+16HNKAB3gxKp7fVXXNofIeG1DRiz6puRiLberxeYx6yTtEQquUfUETrCEp2x1 dp5hzafzY6R0d6Ybxf93u9br8jC5FGcHYdYDxsOC577qy+bi+igReUP5H2tSJD0wt4856UeTDQE o/hVOQwiVsqvN/b7th6N9HyPbU48t0YdCsWxlANUwyRJca/SEbBgQhdnut0u4xBDfHn/AcXeFVS qJPLjF9KhF09aawCmgA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-22_04,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 clxscore=1015 phishscore=0 adultscore=0 lowpriorityscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605220180 Add device tree include for the IQ2390S variant of the Shikra System-on-Module, an industrial compute module integrating the Shikra SoC and PMIC for industrial IoT applications, designed to mount on carrier boards. - shikra-iqs-som.dtsi: Industrial SoM without modem (PM8150 PMIC) The DTSI includes the common shikra.dtsi and adds PM8150 PMIC regulator definitions specific to this variant. Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi | 170 +++++++++++++++++++++++= ++++ 1 file changed, 170 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-iqs-som.dtsi new file mode 100644 index 000000000000..73945bf42112 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi @@ -0,0 +1,170 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include + +#include "shikra.dtsi" +#include "pm8150.dtsi" + +/ { + gpio-key { + compatible =3D "gpio-keys"; + label =3D "gpio-keys"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vol_up_n>; + + key-volume-up { + label =3D "Volume Up"; + gpios =3D <&pm8150_gpios 6 GPIO_ACTIVE_LOW>; + linux,input-type =3D <1>; + linux,code =3D ; + wakeup-source; + debounce-interval =3D <15>; + linux,can-disable; + }; + }; +}; + +&pm8150_gpios { + vol_up_n: vol-up-n-state { + pins =3D "gpio6"; + function =3D PMIC_GPIO_FUNC_NORMAL; + input-enable; + bias-pull-up; + power-source =3D <0>; + }; + +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + status =3D "okay"; +}; + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm8150-regulators"; + + pm8150_s4: s4 { + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s5: s5 { + regulator-min-microvolt =3D <1574000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s6: s6 { + regulator-min-microvolt =3D <382000>; + regulator-max-microvolt =3D <1352000>; + }; + + pm8150_s7: s7 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm8150_s8: s8 { + regulator-min-microvolt =3D <570000>; + regulator-max-microvolt =3D <650000>; + }; + + pm8150_l1: l1 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l2: l2 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <3300000>; + }; + + pm8150_l3: l3 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l4: l4 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <975000>; + }; + + pm8150_l5: l5 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm8150_l6: l6 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l7: l7 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <2000000>; + }; + + pm8150_l8: l8 { + regulator-min-microvolt =3D <1150000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l10: l10 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l11: l11 { + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l12: l12 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <1950000>; + }; + + pm8150_l13: l13 { + regulator-min-microvolt =3D <2921000>; + regulator-max-microvolt =3D <3230000>; + }; + + pm8150_l14: l14 { + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1910000>; + }; + + pm8150_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1900000>; + }; + + pm8150_l16: l16 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l17: l17 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l18: l18 { + regulator-min-microvolt =3D <400000>; + regulator-max-microvolt =3D <728000>; + }; + }; +}; --=20 2.34.1 From nobody Sun May 24 19:33:52 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BE0DA36A360 for ; Fri, 22 May 2026 18:03:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472992; cv=none; b=IqQL6kV8tTgn3iHzFjS1SOxLltdYVDNx3k+ng7ImrdPXoVJze4E0U2Qxmw2sEGSLUD2Az95Gc8RBUq2tu+/10mlZincEHJQawDUqm447TXUFH5TBngqIIFmvpruTDmWafeThHyNLP0Hl3rN49m2vO0UZEjvGXPN9hMGz1woxjMA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779472992; c=relaxed/simple; bh=PKxMIccKL5eOiE/ruMWQn2ee4hu9/pEmn9dglntmZTo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ks2huULfEwqennlfpkl9wJp5ObXSlKDB5gcmI7Nfed1IV3WFkCFlfJ6J+Bo3gkzMIudSOrXhIS2156RI91EIOS3FfUWt9E7RhKvOEwDqJKsK5qNHdPkH6j80jtXqwmHXmKejn7DKQbLsXSVt2441tkXb/Md5lzjM4MewBoxDd2M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZbcQLJCS; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=DlSpEUce; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZbcQLJCS"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="DlSpEUce" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64MBHKvZ1298251 for ; Fri, 22 May 2026 18:03:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ru4fi2wAmy8Cr0jc1TBocdiFWPiW/okyLoP0Q2YQUjo=; b=ZbcQLJCSRcDvBGDF JhmRzuQFcsBOOQy1WljJafx53vnFl8JljSKbNKNkz83A/vpz66ZQxBX4qXrDkWyw Rs5DrBZmEwJnrlyKM7+TQikeXCdxdCpMrfjmgDQNw8OfcNF6aQ03wITuPQujJZql MaOvozG4PR7Jut6OfvIUIIqbqTlIw1hRd0R2yBQPah0kUoRj4vgULW5sSgfoWU50 xFVtVowIMh+E9T+xQwmTUwH6Hv1mFIrcb+wegnzHIwZer3rjRoca9P4JjC4r072C W7Rg34lWC+ZVzsLJvNatP2dt9zGJseWk5/TyidELctfwNmQ7Bif7YPw3KnuwdUBJ NhrCfw== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eaah0cb3k-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 22 May 2026 18:03:07 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2ba115ab6bbso80115565ad.3 for ; Fri, 22 May 2026 11:03:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779472986; x=1780077786; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ru4fi2wAmy8Cr0jc1TBocdiFWPiW/okyLoP0Q2YQUjo=; b=DlSpEUceUQ7ZI6oKgYnVk+u+imMhGViaRnksm01FTo0z/TLIq73BryaS6PpDzxsxIC p9lDPSzW2tbi7GVMzkeXo66LqQZkmbLl6KiobcbVNafJJofaBBq/veLabThUT5x+dsU6 m+oxiDQNoLP4VzNQCfK+JxBo1757PpIgQH+qW9c82Z4EjZaXLaffoTeEcYpkaqBEpTrp MKoaa2f7QOxg5Mdmuvnl6vqb5ZiXXG1zmf4QIVzZhPCdCfouF1XQ0dLHB0XSnt9raNqv PmRkkyBoCECsMkYCbe126mdf9fvDdWOzKV0hFgB8cbZsyf6Edj7g6dDX+B+v2eoMd/GL +XLw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779472986; x=1780077786; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ru4fi2wAmy8Cr0jc1TBocdiFWPiW/okyLoP0Q2YQUjo=; b=rRlG6Kb9wk6UFf2hC3ou2bsyFYPvYcUHFy2qNsyj4Sw9tqTUsql5RpbKlQKsZffgCj dNKoyK2fuSFirRgDUjy1NNFbSOFZPdwwmQC45Qvd1Ni3MOTKICsUipeAfS2XGMqlQPZ2 CA9gSdl47aCGeDuTwE074pUmTmvTJT9AevwlLsOuhhk1UfLZLlk6GTukci2lH0QsvYkj fS5jaoWy7zWGXcDUW9tfvVMeSs4nFlsxFsddaKErGgL/1kfKxuBRjg0P1DtpsxxAGz4o 1GM5M9LUnc+To0JfBs4lq7ktpV0Spk2nYCH9TJXzNCtdncsNZ1IosoNDe1QRz4DfjH98 VP/w== X-Forwarded-Encrypted: i=1; AFNElJ/fWDejtcTlCFWi4ikjlfaiLB+LnfBGoV6lr6dnYgD36+L1z+kgfWoTxwY0WCLyedhlWEDumufDCHfh5BY=@vger.kernel.org X-Gm-Message-State: AOJu0Yz02Flqr1ArgblE0aFtVP8jQyyt++svdQscXkC7oZHqmxTc13cx bCfz2Cl7K6LLjxQx5tHHjGisrAvxo/QyNl599quQYzsNoiuuEQWJTVjNeGk79kh6DzX29u3R1i9 V5AfbVAi0uDDcYtniiZzZXzUpM0CXtW+CbIPBgnw4OfqtdN54D5JAL78CmF6xecsE/y0= X-Gm-Gg: Acq92OGUlj1f6yEtieMRIXTqi8z3+9U30YnbI7MzCrXENFIcmYgj3JX91aBsjGzo3KK pUnESpYZdV8HUjpsmExmjHv7t/0ejoQYvGs9RzEkTizLed7Dck4gXaHqGDHZh9zn0vbvvzBXtYG tVn7Lg2o+QBCWQ6TVwmAFsDpPmPBRNlj2vNrHMO1n/DW4WRFguntVOLH+eVeE+niwsbxF9tzJYx 7HkmHI350E+qI0zmPLFg4acLr6V4VetukOl/3YfYH1+J8cHNvAcKcz7Ge9+5dmfhFoX7Rclm/MN pDD555kowmvW0RqQWn9pnc7BB+koSnvOYWZjzsrwhj3piw3sFceDuKhR5OiPtuywByQozL3RJt/ V6cBmb9a+SHNMzLnzIU/FzwiPsfCtDWH/ZZue X-Received: by 2002:a17:903:f8b:b0:2b2:5503:1b8c with SMTP id d9443c01a7336-2beb06c4f36mr48803055ad.11.1779472986338; Fri, 22 May 2026 11:03:06 -0700 (PDT) X-Received: by 2002:a17:903:f8b:b0:2b2:5503:1b8c with SMTP id d9443c01a7336-2beb06c4f36mr48802245ad.11.1779472985718; Fri, 22 May 2026 11:03:05 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beb58ff106sm21193645ad.74.2026.05.22.11.02.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 22 May 2026 11:03:05 -0700 (PDT) From: Komal Bajaj Date: Fri, 22 May 2026 23:32:28 +0530 Subject: [PATCH v3 5/5] arm64: dts: qcom: Add Shikra EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260522-shikra-dt-v3-5-80ffde8a3dc4@oss.qualcomm.com> References: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> In-Reply-To: <20260522-shikra-dt-v3-0-80ffde8a3dc4@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779472947; l=6187; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=PKxMIccKL5eOiE/ruMWQn2ee4hu9/pEmn9dglntmZTo=; b=eeP1CuXgJm4EnxS5uEZe8Tiz6ULuop627FHXTkgKyi/znA3m/T1A5GqXkJUMu/nArB/fxR6F+ 0L1ipdLcM4lAHrCln+lQrSyh1atuEEc+VKjoOmsmWkdccqHdgVA7BG8 X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIyMDE4MCBTYWx0ZWRfX1gdrDRnTPQwO 9O30IhFSqZew8IiI0bVZ0KzdD1t6V5tstOR6K+l4ZSyGgJPo9J2K3OGRc1/jUiVnDPQppIoAsXl NXrhgWpW/VZLhWjJd+w/EvCJfNCp8Do8JP/Qm8lQ05RpuuZcVrMqokmxgcN4CzAGMOA2VX4qmwl NhTPaY48ZgDtGwfU/rQ1Fat2frs4IfGqw9roUgOsd1KcD7ensZWItBao3g4+pVWOE/lWPXOhvq/ 8IS0CbgCzhqHhZoWfQ0H4vuiTOnQpHZeb24KzB0/Ko9z7d5MFTEwJG3wTNn+8LoMIVll6B/Awo5 Ob9sKWteSAMWob0ICpHJjiYEPcXdB8Lefytg3o2zQjMQrLFOuyrutaknaWa2ju9DWy20FeUCLfB dZ6wODZVcSwZdalQUVGLxfZXHgpnr0A13PCC8oXX/Ksvn1CUwuKOUqqbPH9FZXUN/JSEGI7V5m/ DAX3GPp/T0nQfyOS5yA== X-Proofpoint-GUID: Dc7b0ey2vR6cow5gk0uv-DZq3wSLlgcD X-Authority-Analysis: v=2.4 cv=LNdWhpW9 c=1 sm=1 tr=0 ts=6a109a5b cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=vDQBCZ3ZoHl_64TEIpcA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: Dc7b0ey2vR6cow5gk0uv-DZq3wSLlgcD X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-22_04,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 malwarescore=0 lowpriorityscore=0 priorityscore=1501 bulkscore=0 impostorscore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605220180 Add device trees for the Shikra EVK platform, which combines each of Shikra SoM variant with a common carrier board. Three EVK boards are introduced: - shikra-cqm-evk.dts: pairs with CQ2390M SoM (retail, with modem) - shikra-cqs-evk.dts: pairs with CQ2390S SoM (retail, without modem) - shikra-iqs-evk.dts: pairs with IQ2390S SoM (industrial, without modem) Also add shikra-evk.dtsi, it represents the common carrier-board and daughter-card configuration shared across all Shikra EVK variants. Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/Makefile | 3 +++ arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 40 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 40 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-evk.dtsi | 14 ++++++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 40 +++++++++++++++++++++++++= ++++ 5 files changed, 137 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 795cee4757ab..3801f280c8cc 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -333,6 +333,9 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-huawei-matebook-e-2= 019.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-lenovo-yoga-c630.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-samsung-w737.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdx75-idp.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqm-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqs-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-iqs-evk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4250-oneplus-billie2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4450-qrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6115-fxtec-pro1x.dtb diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts new file mode 100644 index 000000000000..0a52ab9b7a4c --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQM EVK"; + compatible =3D "qcom,shikra-cqm-evk", "qcom,shikra-cqm-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts new file mode 100644 index 000000000000..b3f19a64d7ae --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQS EVK"; + compatible =3D "qcom,shikra-cqs-evk", "qcom,shikra-cqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi b/arch/arm64/boot/dts= /qcom/shikra-evk.dtsi new file mode 100644 index 000000000000..8b03d4eafa6d --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-evk.dtsi @@ -0,0 +1,14 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +&qupv3_0 { + firmware-name =3D "qcom/shikra/qupv3fw.elf"; + status =3D "okay"; +}; + +&uart0 { + status =3D "okay"; +}; + diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts new file mode 100644 index 000000000000..3003a47bd759 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-iqs-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra IQS EVK"; + compatible =3D "qcom,shikra-iqs-evk", "qcom,shikra-iqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm8150_l17>; + vqmmc-supply =3D <&pm8150_s4>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; --=20 2.34.1