From nobody Sun May 24 20:33:25 2026 Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com [209.85.214.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4B15539A4B3 for ; Thu, 21 May 2026 17:08:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.177 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779383314; cv=none; b=eWXlGIzckllFMxEKQCCXcClmoYTxAT4nYu7wBWV5h7QhkLGJvKEDIj7ijKENOOp0wmPVoxWXpIta8c/H0oCZ8IKpsgwsPqyr+4JJvl+PAk3sFTG9q1vT/5tKQeepPtSwan/r9VIP3kEJ39JLuR+GUK8WZrynmP2P5okbfhGsac0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779383314; c=relaxed/simple; bh=XVSXONIYOQDfTPeLhk/uxG+qfvUsFWMoBP/MIkuS0+I=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=qYeJMc1Orx5DJPbPWBKzR1LE8nn9IBXyUbHzhwMhOft2b58O8bCCfn+bRLdgRBLOsO1NLNMfBQwV78pUZ2+qpLA9z3sujw8WlTBXbigm+24N819DGFBcDepoSmnFE0Nwg29LJlnHC7OnWMfkdkMvSQAmYq3TyTOjLr00q8sDMq4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=pzaqYx3x; arc=none smtp.client-ip=209.85.214.177 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="pzaqYx3x" Received: by mail-pl1-f177.google.com with SMTP id d9443c01a7336-2be1dd4af34so48748955ad.1 for ; Thu, 21 May 2026 10:08:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779383313; x=1779988113; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=Eb5xOudQb1z4nmcnfT4P1pNyVmRx1hYvhT4nQVlTghI=; b=pzaqYx3xlmwHw0yO7s/DdbRRvUZSk9/drddfTWYpCiT0Klyhyb+it1LfmAMXWg5Wml jhcmsX3XYc6shqgo6HwhALkodAprxzBUpyqign1W5/nH+zNt4T96/XoiWUqrvWrQNm0U n0Iqp08OdbPpWyRcjlDPLEKVdUQ91DgBtF2b8opbUB0tOJ8Rdb0TaD2N48y+eLSLsxAp Qq2tfJuZ6CxMtZj6v2QdQEnRroe+6pImnEv0x9b/RZzal2ByduHoyQl2hgAuMZe4jPBX a+Lo7EFqyRkTOTjwsFdT/53EMVFK/HftYwmSkpjVXb6ukqEJ3P3row6WbL0W4g7itWGV swEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779383313; x=1779988113; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=Eb5xOudQb1z4nmcnfT4P1pNyVmRx1hYvhT4nQVlTghI=; b=fBOcb+09eRKmgcn0rFvliKmmO9kPlb/slkrHFUSq/4OGr4l+jEoRMAtPQE3XldcSK9 cJewaavZey/PATgasthAyX/yieXhcxzejHwT+uAEP2SkLrXwPh4m9suUwMlWzeR7IfJE h0s6bhw2K3xf3eooDqnhcFsLeiwuMN2SI960NTHHaJnbAnlorBZNNkRU5Tuf45qOTZLu 8KNXGaWwOFbw+5QMxQGSDgYBjV/Qg/UmNvrMdG828i+CtJW3XtbLif5TLqqu+fHWp/Ma qp5Sqz1ZKMEiME4nrrjLLWWc4f0d2ZJ0U4fx6IVSNI9Tj0iM2Axpm6lpUloatpXz1/hj SKEg== X-Forwarded-Encrypted: i=1; AFNElJ9FiQ0THrfv0fBfM3Mm6emPGzMwmdDb722lvFINW6PeT7PrK13c0ULQLBvA9KTQg8EVujXVg9c/ohQrmR4=@vger.kernel.org X-Gm-Message-State: AOJu0YyGpq/h1Hl9kS2wwCnre/nO4fsLMBhnDc+QEuc2g9I/iPfNM80z 4cwFVM2DwcnQ+vY3qt2oBOsKUd1caI6pFIH5Wcksb/FHCJKElkMF7Gd7 X-Gm-Gg: Acq92OFp1NpLr063SW1L2y2Tgmv8iLbjbTWYhEZv77fD+lJpD1JilXDqrGKCXhzNpVv FWHUBD0S4N/D3bvWW/wi6x0ePmsV0xwUf4XxK5KnpfZUerEqj+QGREEPVITWf+fJvecc7ABEbdv oUzHiYe7sc9TybspT2bBaWg9infzEFzg930axQObCn+N1pBd6K4ifiEbBHbw/KCCMCZIs6GiFTr VDEIeRgY0C842LIhckN/tOQluWiPF0j3PHwH4fBSNDw/wVGxvfnR2HLmsoPdgJYoYw1hujMPmH9 u9BcVQsBX1zD0ODzNrpY7I3wo2dy9X1NnZL5e0qqMxFNAFLFyQ882a/MPbVqdK7XMuvEnVbiIju oKGoZuIULzxcpjLGIBui7ZWV4EDqjPlgk12lPdGP3UEszcOStPcOdpmCloFAesnj+qq2YlSJavM CoiDG0V3RNBO9dgmqXZYnjL9smg1oE6UwQkmfHeKRNsQVX7UM= X-Received: by 2002:a17:903:94b:b0:2bd:412:21fb with SMTP id d9443c01a7336-2bea32d03a1mr43209085ad.8.1779383312593; Thu, 21 May 2026 10:08:32 -0700 (PDT) Received: from ultimate.. ([58.84.62.40]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bea98ed6efsm16864275ad.46.2026.05.21.10.08.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 21 May 2026 10:08:32 -0700 (PDT) From: Udaya Kiran Challa To: mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: skhan@linuxfoundation.org, me@brighamcampbell.com, linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Udaya Kiran Challa Subject: [PATCH v2] dt-bindings: clock: via,vt8500: Convert to DT Schema Date: Thu, 21 May 2026 22:37:28 +0530 Message-ID: <20260521170810.19702-1-challauday369@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert the VIA/Wondermedia VT8500 and Wondermedia WM8xxx series SoCs clock controller binding from the legacy text format to DT schema. Signed-off-by: Udaya Kiran Challa --- Changelog: Changes since v1: - Add default value for divisor-mask - Add required properties compatible and model - Fix example node name - Update example size cells and reg value Link to v1:https://lore.kernel.org/all/20260520025131.17772-1-challauday369= @gmail.com/ --- .../bindings/clock/via,vt8500-clock.yaml | 126 ++++++++++++++++++ .../devicetree/bindings/clock/vt8500.txt | 74 ---------- 2 files changed, 126 insertions(+), 74 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/via,vt8500-cloc= k.yaml delete mode 100644 Documentation/devicetree/bindings/clock/vt8500.txt diff --git a/Documentation/devicetree/bindings/clock/via,vt8500-clock.yaml = b/Documentation/devicetree/bindings/clock/via,vt8500-clock.yaml new file mode 100644 index 000000000000..9e19103866bc --- /dev/null +++ b/Documentation/devicetree/bindings/clock/via,vt8500-clock.yaml @@ -0,0 +1,126 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/via,vt8500-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: VIA/Wondermedia VT8500 Clock Controller + +maintainers: + - Michael Turquette + - Stephen Boyd + +description: | + Clock controller bindings for VIA/Wondermedia VT8500 and Wondermedia WM8= xxx + series SoCs. + +properties: + compatible: + enum: + - via,vt8500-pll-clock + - wm,wm8650-pll-clock + - wm,wm8750-pll-clock + - wm,wm8850-pll-clock + - via,vt8500-device-clock + + reg: + maxItems: 1 + description: + Offset of the PLL register within the PMC register space. + + clocks: + maxItems: 1 + description: + Parent reference clock. + + "#clock-cells": + const: 0 + + enable-reg: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + Offset of the clock enable register within the PMC register space. + + enable-bit: + $ref: /schemas/types.yaml#/definitions/uint32 + maximum: 31 + description: + Bit index controlling clock enable. + + divisor-reg: + $ref: /schemas/types.yaml#/definitions/uint32 + description: + Offset of the clock divisor register within the PMC register space. + + divisor-mask: + $ref: /schemas/types.yaml#/definitions/uint32 + default: 0x1f + description: + Bitmask describing the divisor field inside divisor-reg. + +required: + - compatible + - "#clock-cells" + +allOf: + - if: + properties: + compatible: + enum: + - via,vt8500-pll-clock + - wm,wm8650-pll-clock + - wm,wm8750-pll-clock + - wm,wm8850-pll-clock + then: + required: + - reg + - clocks + + - if: + properties: + compatible: + const: via,vt8500-device-clock + then: + required: + - clocks + anyOf: + - required: + - enable-reg + - enable-bit + - required: + - divisor-reg + +additionalProperties: false + +examples: + - | + / { + compatible =3D "via,wm8650"; + model =3D "Wondermedia WM8650"; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + ref25: clock-25000000 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <25000000>; + }; + + plla: clock@200 { + compatible =3D "wm,wm8650-pll-clock"; + reg =3D <0x200 0x04>; + clocks =3D <&ref25>; + #clock-cells =3D <0>; + }; + + clksdhc: clock { + compatible =3D "via,vt8500-device-clock"; + clocks =3D <&plla>; + divisor-reg =3D <0x328>; + divisor-mask =3D <0x3f>; + enable-reg =3D <0x254>; + enable-bit =3D <18>; + #clock-cells =3D <0>; + }; + }; diff --git a/Documentation/devicetree/bindings/clock/vt8500.txt b/Documenta= tion/devicetree/bindings/clock/vt8500.txt deleted file mode 100644 index 91d71cc0314a..000000000000 --- a/Documentation/devicetree/bindings/clock/vt8500.txt +++ /dev/null @@ -1,74 +0,0 @@ -Device Tree Clock bindings for arch-vt8500 - -This binding uses the common clock binding[1]. - -[1] Documentation/devicetree/bindings/clock/clock-bindings.txt - -Required properties: -- compatible : shall be one of the following: - "via,vt8500-pll-clock" - for a VT8500/WM8505 PLL clock - "wm,wm8650-pll-clock" - for a WM8650 PLL clock - "wm,wm8750-pll-clock" - for a WM8750 PLL clock - "wm,wm8850-pll-clock" - for a WM8850 PLL clock - "via,vt8500-device-clock" - for a VT/WM device clock - -Required properties for PLL clocks: -- reg : shall be the control register offset from PMC base for the pll clo= ck. -- clocks : shall be the input parent clock phandle for the clock. This sho= uld - be the reference clock. -- #clock-cells : from common clock binding; shall be set to 0. - -Required properties for device clocks: -- clocks : shall be the input parent clock phandle for the clock. This sho= uld - be a pll output. -- #clock-cells : from common clock binding; shall be set to 0. - - -Device Clocks - -Device clocks are required to have one or both of the following sets of -properties: - - -Gated device clocks: - -Required properties: -- enable-reg : shall be the register offset from PMC base for the enable - register. -- enable-bit : shall be the bit within enable-reg to enable/disable the cl= ock. - - -Divisor device clocks: - -Required property: -- divisor-reg : shall be the register offset from PMC base for the divisor - register. -Optional property: -- divisor-mask : shall be the mask for the divisor register. Defaults to 0= x1f - if not specified. - - -For example: - -ref25: ref25M { - #clock-cells =3D <0>; - compatible =3D "fixed-clock"; - clock-frequency =3D <25000000>; -}; - -plla: plla { - #clock-cells =3D <0>; - compatible =3D "wm,wm8650-pll-clock"; - clocks =3D <&ref25>; - reg =3D <0x200>; -}; - -sdhc: sdhc { - #clock-cells =3D <0>; - compatible =3D "via,vt8500-device-clock"; - clocks =3D <&pllb>; - divisor-reg =3D <0x328>; - divisor-mask =3D <0x3f>; - enable-reg =3D <0x254>; - enable-bit =3D <18>; -}; --=20 2.43.0