From nobody Mon May 25 02:41:46 2026 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 63AB43A9610 for ; Tue, 19 May 2026 12:57:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779195434; cv=none; b=unqW8QCIPAM5SHYMo16mBzLdVrJ045oFG0w07VX4CeaIfn/4ma08/Pa9nA2Ej/6UV+zrMsh5SPW+zL7lxrGLQOv6t2xSMprqGvkbQKZk1lfaBBy2GHKbPXYFXg2DyifkuHihgXkjftgUm/nAsEEoYig64w05VAM8tVTmyhaRh2M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779195434; c=relaxed/simple; bh=XUJDd4xUHVWu57IdXVomBU+JbtBGQJowIYaHzRYn3x4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=uPmCPw5/YYeRJVq9qHKLTeV8W8zH4IrWGiBIPFu7TMWvICFg/SEqK+4ONDhpRKukTiAGv26v+a508ZWwWcLjALOHUKQv2AY6rwActGknbH+kwK8WP5XGiH2B6TRlTcHabNYI8T7WAYcjD8gCVmcqcyKX9qrQmwUa9vzKOUJDT6E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=LQRVbMxl; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="LQRVbMxl" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-2bccb978bd9so26412975ad.0 for ; Tue, 19 May 2026 05:57:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779195433; x=1779800233; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4jwCfEHJNxVKEsC2iyhku54hBK/Iu9IeFsnGfdfRF2M=; b=LQRVbMxlvP91Cvne5OezB2607R3ROk65uhYknlNMpcF1aaCpkLx9aR8VPbc/3aDJkh qaRMU03S0u+/S2dHvp8q8uTTiNDLTbufNCPCkSLmwI+UpBiJXI3icZqXsZmIk//+E3tX YVE3jPLCL/g0qPw8d4S+gvq+AKKULRiAOqMio54eTznHYQcj4evxa9vnDjwx2uIlq4Im XVBCRqGYMXOwPhbue0YWojzXGceVy7BmpUBNNNYkn6zhiSaNdll3zPvhGE/8lwIkDX9M 6xuNGZXV9agHNnwZRB2LRezPUtGaYXL2YvbH39uvfiS1yq/Ag650G/sXJdQWU8jFI9U4 +E3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779195433; x=1779800233; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=4jwCfEHJNxVKEsC2iyhku54hBK/Iu9IeFsnGfdfRF2M=; b=dseTI/qlqY57scjsXC0dPsalyKwW2iBL6no3mdL/jlH+Fnhdeju7zI5urxxjphfRTs jhksVHZ5MMKqWCVu+2chst+B5XNi/rjW2ZNa+91scnxKYut0mHQLIMu8UQqHlMSeCvuG OY3JyuV2VUHil0SwrbzfELjyJxcH5q0Cle3tHqmE7xyWPgm/FIG1xHGJ9ExMmMNm73XO Z76x6u25NqPS4PFL5C1h8SleDlBJth5pbL+cDYsW1VsN/OwPuqzv8t9YByADo1E+hW3D BJuum0/wOWgEkX+KuSaiXtTgDa+H5d6k/zap1SRmL7wMg8CdHsT2DSoon4Yy9rZBfNRJ fyUQ== X-Forwarded-Encrypted: i=1; AFNElJ/4k9DVykh1T7BKeNCRWXfRD3CYRY1NNbv6vcTid5HxU852qit0CV4HVmyf/2i0npn7Vs2kB2FEMFQZ/zI=@vger.kernel.org X-Gm-Message-State: AOJu0YxdB7hNxAFFzVnyn61CbLtCXH6GxiZEbDEG3nU5kFyJ/PYZwn/j zNEdtSyaezfJJOjpdrMGpPk2QvSBMWrJrYNRTFe7bzKfGBhFxosGMkTB X-Gm-Gg: Acq92OFetLTlOlr6dgfx2TDYA0dgji8lG4H3FRLVO7BIVP77BtekdIIN+qu59csf1Yk 7VEtNI1tGoUUxLPvzzfpVjnylYLDVB3P5VVev08kG9uDdIJ+csJ2mS+1v7e6FNSQVFKBf8JY6HE wESfEFzrQ3WFP3/FcF5vERP2Y5Rh5DOeqIt8QgIe4RgD22AJ8NEBw88SNi3CN1a/sC6kko8hiWL 2461umnhUO2k2V7wPgbKf8d+X4+dTlXZL5n9G2dex22yF2Rqa+Qaf+JkEHmpV5bZ6/DOkb/YNEt VVVtbD03iK+NpmawfflGYrtK0n5BJIujABKnBhUr+WoDUtQoOlruKzlAYuPTdysUx2gDY4lQOS0 aHPoX3Gt0bSagVT4+Py+iKWMHWBdGwhjKka5N186T7LBeMkPKBWCxJqV879F9rhAqCoXNF13U0W CXHVCsv2YSAJ633wbD+DxQY7IZ8CLOAoYUUdYVuc6N1W7Jp0C+Q/L9DR3zlA== X-Received: by 2002:a17:903:37c6:b0:2be:1eb1:eaf3 with SMTP id d9443c01a7336-2be1eb1ebf1mr47575795ad.11.1779195432731; Tue, 19 May 2026 05:57:12 -0700 (PDT) Received: from localhost.localdomain ([2402:a00:163:2ce9:6421:6644:4454:28e9]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5d2360e8sm194025965ad.82.2026.05.19.05.57.08 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 19 May 2026 05:57:12 -0700 (PDT) From: Ajit Singh To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Ajit Singh , Krzysztof Kozlowski Subject: [PATCH v3 1/3] dt-bindings: vendor-prefixes: Add prefix for Vicharak Date: Tue, 19 May 2026 18:26:53 +0530 Message-ID: <20260519125655.23796-2-blfizzyy@gmail.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260519125655.23796-1-blfizzyy@gmail.com> References: <20260519125655.23796-1-blfizzyy@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Vicharak develops computing platforms and manufactures single-board computers, including FPGA-integrated SBCs. Add a vendor prefix for them. Link: https://vicharak.in/ Acked-by: Krzysztof Kozlowski Signed-off-by: Ajit Singh --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index ee7fd3cfe203..1948356337b9 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -1767,6 +1767,8 @@ patternProperties: description: VIA Technologies, Inc. "^vialab,.*": description: VIA Labs, Inc. + "^vicharak,.*": + description: Vicharak Computers Pvt. Ltd. "^vicor,.*": description: Vicor Corporation "^videostrong,.*": --=20 2.50.1 (Apple Git-155) From nobody Mon May 25 02:41:46 2026 Received: from mail-pl1-f171.google.com (mail-pl1-f171.google.com [209.85.214.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ADB1B4DC528 for ; Tue, 19 May 2026 12:57:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779195439; cv=none; b=DSJ2QgZWU+HyzTCQRGV+mXJX36D5+i5tgQY+WrEjF8jy27BcK66oFBdRm8ngJJBPsIn9P/mPMRGopQlt1XjXD7XJj6dp4NTggY9uD1HcsRACYz32+cEl0WfNdV9WjGe3/X+zJ3QNkc/w9mLPN5hQ2gNBHapdhyyBRfPkFthyXvM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779195439; c=relaxed/simple; bh=mvbYsq6s7d7W1oouiNX7rgDJWbcpYrxcLw9VH/gGvVU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=YBJDYUQGLNiVPFTSehyYaAR/8UDUVniYsCnZgiKXJpCbzGxcESUvYN+KlLepiD8RhMm1lQ/R+tgzBbuzZonRXSDe599m3WdpD/4cxtGcK5Uw7jEY3UySnhMeYBdOWWk1onruDcYRvH6hrPIu15+ORKKLRrHRBN2zovfi2bxWkYE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=asj50PiD; arc=none smtp.client-ip=209.85.214.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="asj50PiD" Received: by mail-pl1-f171.google.com with SMTP id d9443c01a7336-2ba1e9d3687so22967015ad.3 for ; Tue, 19 May 2026 05:57:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779195438; x=1779800238; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3pKNoUwm+VouMr3Z4tAY1A3s0+1K7EgEZOm34M+sxQY=; b=asj50PiDc+ubVpiM9b0J3rTS2FjsbdJsIVPLd4hGblIkjZeM7NruhLr3IYQEjYWrYF LOGZgvlRpVJS/2LQa5fm1qnf5oAg4MtFuudZNvUmEy1a08wxLV8MDcw2N9TamvFN2JPW IaRqwhcOAUSNTCiffCesX96U0H2+vCjbhoAOHLnK6C6xOIV7m+y5KNjbyqg2hxQmX5XU 7iswVgvK2qqo3b0grdCzkd7L4CPCOAQC+FwRdkG2SH6v3RnaaImUr/rBiwQYFimFWm+B e5c4Xtx7bn+yg4k+XUG0WlZcrAYtQMckG5wmTPXrZrxIbLZpDLi5HCDxP1qwu71e8nd8 ZGew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779195438; x=1779800238; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=3pKNoUwm+VouMr3Z4tAY1A3s0+1K7EgEZOm34M+sxQY=; b=i4/rn937Xh9PAsumsO+DqPLqXhfvpGV6UV9c7goi6/Evlsg+kEut1zhWiudyzFfyQF 9QPDxKf7hhRhouzfGFwwgNgXblNhkCMQNOSqgER0QF0pPKmmVPu447KLfmtM3Xxf3n/C OwthBrt2gDvGo4CqSD/2/79okwOX1c0vPlGgbRKOd2PNXkU0Obuqqr+6H5vg1rZqHBN4 id+z5nqxktCoEvsmeuFPgXz39CuVXBtBctwPKCwW/5IoXVWOP4KucrYisdyCdF9wVm5C 3J70rM3ip+MCqQZU2MVn9lsTa4PaLYQiB1qFLe4hSoxGjawEEsp0KOXsm6jiQMoYYMk2 u8LQ== X-Forwarded-Encrypted: i=1; AFNElJ+pWoELlRhY5ezEjuSlll7fmaOjIO/MOK6mAXss3ybo11oW3xouyp3+9A6SIEtUAemYpubnohKu4lJvE4k=@vger.kernel.org X-Gm-Message-State: AOJu0YwLp2pjUwpqJ/M0F9Cn75KNkcyAKo/wmCSaLq1rnnX7+DD+9T+J o7guJYia3kEkEbb+DF3lzoCg6d7zWg048xyKIeTZNdM4XlvQLKzuP5IU X-Gm-Gg: Acq92OEIfNuJLU9ODIy3NLv2WjtrTyXikzAgPCeEwYx5YD2TWynz4GGuLESwhDqhgWO 5srTNEbG6PskPKJcv815F1+YyM3pVu4qDo52oSIUs6o9DVIX8G4gH2E/9+udApnRrjBZKDe18YY 81PRcwm2zNbqhm3qre7WGTvs/jR/UhwCsxsnUoT3uyhifzsfKGuYbxqB8dIRlrewBRVdHUjgjR1 THTUwVTf/d0Oobkgesu8QPPRyy+bjPcFdfJ8CGBmiqXrSVAq9p66gH8R9O3U3tAI8xxdNc5CcjY t9zoqfaSFb6lAjztaA7zNZMQ75boguDg7zTePhFq9JH/Od6PI0FxCfmy0TbthUiCEYGTLB4akSK 1d2f5XA/W801VkEFyq9Wkcdej4wRTt4boFNiISS8B2qBs8cmHWo3C9hVN/StCcD/6I3gEqCMSqM mIEFrxtqGLEJ6W3YaRVHHS9shHulzaYwgIzmIk8A7GW1+KTBUvzlMitr5ayA== X-Received: by 2002:a17:902:c412:b0:2bd:c2ec:eec9 with SMTP id d9443c01a7336-2bdc2ecef7dmr117382595ad.18.1779195438116; Tue, 19 May 2026 05:57:18 -0700 (PDT) Received: from localhost.localdomain ([2402:a00:163:2ce9:6421:6644:4454:28e9]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5d2360e8sm194025965ad.82.2026.05.19.05.57.14 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 19 May 2026 05:57:17 -0700 (PDT) From: Ajit Singh To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Ajit Singh , Krzysztof Kozlowski Subject: [PATCH v3 2/3] dt-bindings: arm: qcom: Add Vicharak Axon Mini Date: Tue, 19 May 2026 18:26:54 +0530 Message-ID: <20260519125655.23796-3-blfizzyy@gmail.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260519125655.23796-1-blfizzyy@gmail.com> References: <20260519125655.23796-1-blfizzyy@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The Vicharak Axon Mini is a single-board computer based on the Qualcomm QCM6490 platform. Add the top-level compatible string for this board. Acked-by: Krzysztof Kozlowski Signed-off-by: Ajit Singh --- Documentation/devicetree/bindings/arm/qcom.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index d48c625d3fc4..6924bfe7b949 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -361,6 +361,7 @@ properties: - radxa,dragon-q6a - shift,otter - thundercomm,rubikpi3 + - vicharak,axon-mini - const: qcom,qcm6490 =20 - description: Qualcomm Technologies, Inc. Distributed Unit 1000 pla= tform --=20 2.50.1 (Apple Git-155) From nobody Mon May 25 02:41:46 2026 Received: from mail-pj1-f48.google.com (mail-pj1-f48.google.com [209.85.216.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3CC794DD6DA for ; Tue, 19 May 2026 12:57:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779195447; cv=none; b=Nfij3BmkYc5Kt3D3M0VJiReh1RawaXK4QMAYECxILVf9GES71cVX1YZ3lrCMHcwv5rvMN+yRbGgiHFAIKmUim2/LBFubyTsO0M2gmc0i7y+pxbzn7bBUuG1vtbfn1HSjt2/K1/OQTVJGbU0VCb0EXPGedrbxiPFz3uBfXnPiyuI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779195447; c=relaxed/simple; bh=LtVcS9iWhGGnlRyveeoH7CwDrTuBA6uNA4SeNX7tLQI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KSwPE80Rev9CmX5RIn7of+of8bFY1yIoAdnnPT/ISfLjVoMpFxBeg+VM75N/tJzeN0N7Ovc3JsDFWm0qw9+OjYOeS4O/w0nX0h2+gBGEtRKFVTDnkDw5p/0ZiFboyroE7X3gsSEFUZBHcDdsabhGcHi2rLqfNPdweRPUGRifqXE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QQL+UFt2; arc=none smtp.client-ip=209.85.216.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QQL+UFt2" Received: by mail-pj1-f48.google.com with SMTP id 98e67ed59e1d1-3680540a6efso1814246a91.2 for ; Tue, 19 May 2026 05:57:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779195444; x=1779800244; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1RtXDzH4fNfgieReAmdKx8qrU8iJCt6XRV39BGXhuF8=; b=QQL+UFt2pRazoJjr0bB4IG8PwzoBt9D9vhQPo/2XmndT0MZO2prpZ1dB7zb3VtSTa+ wFa3Yas1SNas/NH/S3liVRWa1m5dKs6Blm2Syv/78mwY3iUTxLwi71yjenXTxQI8fl9c VxsOf/GAPhBYHF/3pV28S+NTsg8reyKXWWTnz47PADpKpPUQjDkdajHqlZiJHvv8jU5L IWdGmqdFycYklgZ32tWIiuVzMf9m2VzgKRl5mM4N4UoUg0tgAgrMnDkBlMMrihpXMQEo rQ2D86UywVwQ2wq70bO+mAs3tl2IPf3VE3UiYXA1SE6GuSJDqeatg/QQW18/HI/go3oS iSPA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779195444; x=1779800244; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=1RtXDzH4fNfgieReAmdKx8qrU8iJCt6XRV39BGXhuF8=; b=BkpgZnp208t7uNz1yzhUAbhJlzYNhTCuuwWJFChXlWwVLYO1MCUIS3xaVMPOVj06dm Qll0ovsOGQI9XBbBDjg7F9DqgbBNPgE29pbqJUDsRx4hquIoni9f9JYaQrdJOErv76oV WszRR4ZMz9YscCdVpwhCV8fygcoe+0C/33PJ9/uFwmXyiVygxhcLYymGeX4idndDdSqh rs4jS5ycODH8UJColRpAWDQOpTV0u6qxzXp+QnN4pJW0ehyGZ4llvpueCY4O/1uyCnTn Y4lnUPa4BW6pdGJOFBqjAXaZpP1qYjSbNdZIXHAl7qs7D/QbdMa+Bk1UnsEe78N4e1PN jnAA== X-Forwarded-Encrypted: i=1; AFNElJ8ROTYjWVXM2tqRq4FDV1YxJex6wXdSSLOaV1SIDb7HPOG0m+zEeh5BIoNvCEwM4yjYo4rLb/gs8RU8gvE=@vger.kernel.org X-Gm-Message-State: AOJu0YwvpFkvt2RVEkEMemWslQFVtekqVz9ybtfdConOH0V1X1h6Uelw NZsQO3IPGcvgCBTnyCEw1wonI0LAFSN6Z4nDakrKYXrFiWaQyUO/CqVx X-Gm-Gg: Acq92OH5se6/3e6D8LD4ySI2LVlk1+wKHA5IO3pvPBM8FBotKCvbWZfgUsOVAEHzUur j/UHyaen4NMQDWMnhVK+XcYedMZ5qphdkSBm3N73YhIbwGHSy1s5f/n4gRERDWI5Mzx8VfNMl6X xQULuyPXTQ0arJmvdlVvuuBK0V9vIMCP4iUSyYqO2zLAVMs5Ssc0wv11pYq/LdGhRbl2VE+Hqqz WVV85sq2shRHu53UjLxPBHebdXpUb1HnM5MTOL3uzPkvOoSuuYknYaxdzESDCk0wfmVLKrm/xm/ 65FktWrUcX7Sc+Y2UQQViEQP7TP3d3fiSN86nKGOetFwpbQ9vUNtaz2HcSHUE8pBliN8HF+DMWN a+XMj1pvg8a0KfpRllgQ4zm/VvxNEy9Mo7R8OawtsBKY8qk4QlTNBhkWnGrMPiEtNj/n9N8y4PE ie3v9Uij/QaZnI0uEwW15ybudsEvD/8Vdl9+Cfvxbku//paVoKFUCtkapKHw== X-Received: by 2002:a17:90b:3845:b0:368:763a:17b8 with SMTP id 98e67ed59e1d1-36951889325mr19674713a91.2.1779195444325; Tue, 19 May 2026 05:57:24 -0700 (PDT) Received: from localhost.localdomain ([2402:a00:163:2ce9:6421:6644:4454:28e9]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5d2360e8sm194025965ad.82.2026.05.19.05.57.20 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 19 May 2026 05:57:23 -0700 (PDT) From: Ajit Singh To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Ajit Singh Subject: [PATCH v3 3/3] arm64: dts: qcom: Add Vicharak Axon Mini Date: Tue, 19 May 2026 18:26:55 +0530 Message-ID: <20260519125655.23796-4-blfizzyy@gmail.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260519125655.23796-1-blfizzyy@gmail.com> References: <20260519125655.23796-1-blfizzyy@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add DTS for the Vicharak Axon Mini board based on the Qualcomm QCS6490 SoC. This adds debug UART, eMMC, UFS, SDIO WLAN, USB 2.0 host, PCIe support along with regulators. Signed-off-by: Ajit Singh --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../dts/qcom/qcs6490-vicharak-axon-mini.dts | 1025 +++++++++++++++++ 2 files changed, 1026 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/qcs6490-vicharak-axon-mini.dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index f80b5d9cf1e8..d8d04dc88e08 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -146,6 +146,7 @@ qcs6490-rb3gen2-industrial-mezzanine-dtbs :=3D qcs6490-= rb3gen2.dtb qcs6490-rb3gen2 dtb-$(CONFIG_ARCH_QCOM) +=3D qcs6490-rb3gen2-industrial-mezzanine.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs6490-rb3gen2-vision-mezzanine.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs6490-thundercomm-rubikpi3.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D qcs6490-vicharak-axon-mini.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8300-ride.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8550-aim300-aiot.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs9100-ride.dtb diff --git a/arch/arm64/boot/dts/qcom/qcs6490-vicharak-axon-mini.dts b/arch= /arm64/boot/dts/qcom/qcs6490-vicharak-axon-mini.dts new file mode 100644 index 000000000000..7cfd9c436c77 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcs6490-vicharak-axon-mini.dts @@ -0,0 +1,1025 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2026 Vicharak Computers Pvt. Ltd. + */ + +/dts-v1/; + +/* PM7250B is configured to use SID8/9 */ +#define PM7250B_SID 8 +#define PM7250B_SID1 9 + +#include +#include +#include +#include +#include + +#include "kodiak.dtsi" +#include "pm7250b.dtsi" +#include "pm7325.dtsi" +#include "pm8350c.dtsi" +#include "pmk8350.dtsi" + +/delete-node/ &adsp_mem; +/delete-node/ &cdsp_mem; +/delete-node/ &ipa_fw_mem; +/delete-node/ &mpss_mem; +/delete-node/ &remoteproc_mpss; +/delete-node/ &remoteproc_wpss; +/delete-node/ &rmtfs_mem; +/delete-node/ &video_mem; +/delete-node/ &wifi; +/delete-node/ &wlan_ce_mem; +/delete-node/ &wlan_fw_mem; +/delete-node/ &wpss_mem; +/delete-node/ &xbl_mem; + +/ { + model =3D "Vicharak Axon Mini"; + compatible =3D "vicharak,axon-mini", "qcom,qcm6490"; + chassis-type =3D "embedded"; + + aliases { + serial0 =3D &uart5; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + leds { + compatible =3D "gpio-leds"; + + pinctrl-0 =3D <&user_leds>; + pinctrl-names =3D "default"; + + user-led { + color =3D ; + function =3D LED_FUNCTION_INDICATOR; + gpios =3D <&tlmm 19 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "default-on"; + default-state =3D "on"; + panic-indicator; + retain-state-suspended; + }; + + status-led { + color =3D ; + function =3D LED_FUNCTION_INDICATOR; + gpios =3D <&tlmm 55 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + default-state =3D "on"; + retain-state-suspended; + }; + }; + + reserved-memory { + xbl_mem: xbl@80700000 { + reg =3D <0x0 0x80700000 0x0 0x100000>; + no-map; + }; + + cdsp_secure_heap_mem: cdsp-secure-heap@81800000 { + reg =3D <0x0 0x81800000 0x0 0x1e00000>; + no-map; + }; + + camera_mem: camera@84300000 { + reg =3D <0x0 0x84300000 0x0 0x500000>; + no-map; + }; + + wpss_mem: wpss@84800000 { + reg =3D <0x0 0x84800000 0x0 0x1900000>; + no-map; + }; + + adsp_mem: adsp@86100000 { + reg =3D <0x0 0x86100000 0x0 0x2800000>; + no-map; + }; + + cdsp_mem: cdsp@88900000 { + reg =3D <0x0 0x88900000 0x0 0x1e00000>; + no-map; + }; + + video_mem: video@8a700000 { + reg =3D <0x0 0x8a700000 0x0 0x700000>; + no-map; + }; + + cvp_mem: cvp@8ae00000 { + reg =3D <0x0 0x8ae00000 0x0 0x500000>; + no-map; + }; + + ipa_fw_mem: ipa-fw@8b300000 { + reg =3D <0x0 0x8b300000 0x0 0x10000>; + no-map; + }; + + ipa_gsi_mem: ipa-gsi@8b310000 { + reg =3D <0x0 0x8b310000 0x0 0xa000>; + no-map; + }; + + gpu_microcode_mem: gpu-microcode@8b31a000 { + reg =3D <0x0 0x8b31a000 0x0 0x2000>; + no-map; + }; + + tz_stat_mem: tz-stat@c0000000 { + reg =3D <0x0 0xc0000000 0x0 0x100000>; + no-map; + }; + + tags_mem: tags@c0100000 { + reg =3D <0x0 0xc0100000 0x0 0x1200000>; + no-map; + }; + + qtee_mem: qtee@c1300000 { + reg =3D <0x0 0xc1300000 0x0 0x500000>; + no-map; + }; + + trusted_apps_mem: trusted-apps@c1800000 { + reg =3D <0x0 0xc1800000 0x0 0x1c00000>; + no-map; + }; + + debug_vm_mem: debug-vm@d0600000 { + reg =3D <0x0 0xd0600000 0x0 0x100000>; + no-map; + }; + }; + + thermal-zones { + chg-skin-thermal { + polling-delay-passive =3D <0>; + + thermal-sensors =3D <&pm7250b_adc_tm 0>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + conn-thermal { + polling-delay-passive =3D <0>; + + thermal-sensors =3D <&pm7250b_adc_tm 1>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + quiet-thermal { + polling-delay-passive =3D <0>; + + thermal-sensors =3D <&pmk8350_adc_tm 1>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + sdm-skin-thermal { + polling-delay-passive =3D <0>; + + thermal-sensors =3D <&pmk8350_adc_tm 3>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + xo-thermal { + polling-delay-passive =3D <0>; + + thermal-sensors =3D <&pmk8350_adc_tm 0>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + }; + + vcc_5v0: regulator-vcc-5v-peri { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v0"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + + vin-supply =3D <&vph_pwr>; + + regulator-boot-on; + regulator-always-on; + }; + + vph_pwr: regulator-vph-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "vph_pwr"; + regulator-min-microvolt =3D <3700000>; + regulator-max-microvolt =3D <3700000>; + + regulator-boot-on; + regulator-always-on; + }; + + vcc_5v0_usb2_0: regulator-vcc-5v0-usb2-0 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v0_usb2_0"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + + vin-supply =3D <&vcc_5v0>; + + gpio =3D <&tlmm 117 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&vcc5v0_usb2_0_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + regulator-always-on; + }; + + vcc_pcie1_3v3: regulator-vcc-pcie1-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_pcie1_3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + vin-supply =3D <&vcc_5v0>; + + gpio =3D <&tlmm 115 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&vcc_pcie1_3v3_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + regulator-always-on; + }; + + vcc_pcie0_dsi_3v3: regulator-vcc-pcie0-dsi-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_pcie0_dsi_3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + vin-supply =3D <&vcc_5v0>; + + gpio =3D <&tlmm 114 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-0 =3D <&vcc_pcie0_dsi_3v3_en>; + pinctrl-names =3D "default"; + + regulator-boot-on; + regulator-always-on; + }; + + wlan_pwrseq: wlan-pwrseq { + compatible =3D "mmc-pwrseq-simple"; + + pinctrl-0 =3D <&wl_enable_h>; + pinctrl-names =3D "default"; + + reset-gpios =3D <&tlmm 84 GPIO_ACTIVE_LOW>; + post-power-on-delay-ms =3D <200>; + power-off-delay-us =3D <20000>; + }; +}; + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pm7325-rpmh-regulators"; + qcom,pmic-id =3D "b"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s3-supply =3D <&vph_pwr>; + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s6-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s8-supply =3D <&vph_pwr>; + vdd-l1-l4-l12-l15-supply =3D <&vreg_s7b_0p972>; + vdd-l2-l7-supply =3D <&vreg_bob_3p296>; + vdd-l6-l9-l10-supply =3D <&vreg_s8b_1p272>; + vdd-l8-supply =3D <&vreg_s7b_0p972>; + vdd-l11-l17-l18-l19-supply =3D <&vreg_s1b_1p872>; + vdd-l13-supply =3D <&vreg_s7b_0p972>; + vdd-l14-l16-supply =3D <&vreg_s8b_1p272>; + + vreg_s1b_1p872: smps1 { + regulator-name =3D "vreg_s1b_1p872"; + regulator-min-microvolt =3D <1840000>; + regulator-max-microvolt =3D <2040000>; + }; + + vreg_s7b_0p972: smps7 { + regulator-name =3D "vreg_s7b_0p972"; + regulator-min-microvolt =3D <535000>; + regulator-max-microvolt =3D <1120000>; + }; + + vreg_s8b_1p272: smps8 { + regulator-name =3D "vreg_s8b_1p272"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1500000>; + regulator-initial-mode =3D ; + }; + + vreg_l1b_0p912: ldo1 { + regulator-name =3D "vreg_l1b_0p912"; + regulator-min-microvolt =3D <825000>; + regulator-max-microvolt =3D <925000>; + regulator-initial-mode =3D ; + }; + + vreg_l2b_3p072: ldo2 { + regulator-name =3D "vreg_l2b_3p072"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l3b_0p504: ldo3 { + regulator-name =3D "vreg_l3b_0p504"; + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <650000>; + regulator-initial-mode =3D ; + }; + + vreg_l6b_1p2: ldo6 { + regulator-name =3D "vreg_l6b_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1260000>; + regulator-initial-mode =3D ; + }; + + vreg_l7b_2p96: ldo7 { + regulator-name =3D "vreg_l7b_2p96"; + regulator-min-microvolt =3D <2960000>; + regulator-max-microvolt =3D <2960000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l8b_0p904: ldo8 { + regulator-name =3D "vreg_l8b_0p904"; + regulator-min-microvolt =3D <870000>; + regulator-max-microvolt =3D <970000>; + regulator-initial-mode =3D ; + }; + + vreg_l9b_1p2: ldo9 { + regulator-name =3D "vreg_l9b_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l11b_1p504: ldo11 { + regulator-name =3D "vreg_l11b_1p504"; + regulator-min-microvolt =3D <1776000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l12b_0p751: ldo12 { + regulator-name =3D "vreg_l12b_0p751"; + regulator-min-microvolt =3D <751000>; + regulator-max-microvolt =3D <824000>; + regulator-initial-mode =3D ; + }; + + vreg_l13b_0p53: ldo13 { + regulator-name =3D "vreg_l13b_0p53"; + regulator-min-microvolt =3D <530000>; + regulator-max-microvolt =3D <824000>; + regulator-initial-mode =3D ; + }; + + vreg_l14b_1p08: ldo14 { + regulator-name =3D "vreg_l14b_1p08"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1304000>; + regulator-initial-mode =3D ; + }; + + vreg_l15b_0p765: ldo15 { + regulator-name =3D "vreg_l15b_0p765"; + regulator-min-microvolt =3D <765000>; + regulator-max-microvolt =3D <1020000>; + regulator-initial-mode =3D ; + }; + + vreg_l16b_1p1: ldo16 { + regulator-name =3D "vreg_l16b_1p1"; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1300000>; + regulator-initial-mode =3D ; + + regulator-always-on; + regulator-boot-on; + }; + + vreg_l17b_1p7: ldo17 { + regulator-name =3D "vreg_l17b_1p7"; + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1900000>; + regulator-initial-mode =3D ; + + regulator-always-on; + regulator-boot-on; + }; + + vreg_l18b_1p8: ldo18 { + regulator-name =3D "vreg_l18b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l19b_1p8: ldo19 { + regulator-name =3D "vreg_l19b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pm8350c-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s3-supply =3D <&vph_pwr>; + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s6-supply =3D <&vph_pwr>; + vdd-s7-supply =3D <&vph_pwr>; + vdd-s8-supply =3D <&vph_pwr>; + vdd-s9-supply =3D <&vph_pwr>; + vdd-s10-supply =3D <&vph_pwr>; + vdd-l1-l12-supply =3D <&vreg_s1b_1p872>; + vdd-l2-l8-supply =3D <&vreg_s1b_1p872>; + vdd-l3-l4-l5-l7-l13-supply =3D <&vreg_bob_3p296>; + vdd-l6-l9-l11-supply =3D <&vreg_bob_3p296>; + vdd-l10-supply =3D <&vreg_s7b_0p972>; + vdd-bob-supply =3D <&vph_pwr>; + + vreg_s1c_2p19: smps1 { + regulator-name =3D "vreg_s1c_2p19"; + regulator-min-microvolt =3D <2200000>; + regulator-max-microvolt =3D <2208000>; + }; + + vreg_s9c_1p084: smps9 { + regulator-name =3D "vreg_s9c_1p084"; + regulator-min-microvolt =3D <1010000>; + regulator-max-microvolt =3D <1170000>; + }; + + vreg_l1c_1p8: ldo1 { + regulator-name =3D "vreg_l1c_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1980000>; + regulator-initial-mode =3D ; + }; + + vreg_l2c_1p62: ldo2 { + regulator-name =3D "vreg_l2c_1p62"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <1976000>; + regulator-initial-mode =3D ; + }; + + vreg_l3c_2p8: ldo3 { + regulator-name =3D "vreg_l3c_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <3540000>; + regulator-initial-mode =3D ; + }; + + vreg_l4c_1p62: ldo4 { + regulator-name =3D "vreg_l4c_1p62"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <3300000>; + regulator-initial-mode =3D ; + }; + + vreg_l5c_1p62: ldo5 { + regulator-name =3D "vreg_l5c_1p62"; + regulator-min-microvolt =3D <1620000>; + regulator-max-microvolt =3D <3300000>; + regulator-initial-mode =3D ; + }; + + vreg_l6c_2p96: ldo6 { + regulator-name =3D "vreg_l6c_2p96"; + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l7c_3p0: ldo7 { + regulator-name =3D "vreg_l7c_3p0"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l8c_1p62: ldo8 { + regulator-name =3D "vreg_l8c_1p62"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l9c_2p96: ldo9 { + regulator-name =3D "vreg_l9c_2p96"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l10c_0p88: ldo10 { + regulator-name =3D "vreg_l10c_0p88"; + regulator-min-microvolt =3D <720000>; + regulator-max-microvolt =3D <1050000>; + regulator-initial-mode =3D ; + }; + + vreg_l11c_2p8: ldo11 { + regulator-name =3D "vreg_l11c_2p8"; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_l12c_1p8: ldo12 { + regulator-name =3D "vreg_l12c_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + + /* + * VREG_L12C_1P8 supplies the Ampak WLAN/BT module + * VDDIO and the external 32.768 kHz oscillator. + */ + regulator-always-on; + regulator-boot-on; + }; + + vreg_l13c_2p7: ldo13 { + regulator-name =3D "vreg_l13c_2p7"; + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + regulator-initial-mode =3D ; + }; + + vreg_bob_3p296: bob { + regulator-name =3D "vreg_bob_3p296"; + regulator-min-microvolt =3D <3008000>; + regulator-max-microvolt =3D <3300000>; + }; + }; +}; + +&gcc { + protected-clocks =3D , + , + , + , + , + , + , + , + , + , + , + , + , + ; +}; + +&gpi_dma0 { + status =3D "okay"; +}; + +&gpi_dma1 { + status =3D "okay"; +}; + +&gpu { + status =3D "okay"; +}; + +&gpu_zap_shader { + firmware-name =3D "qcom/qcs6490/a660_zap.mbn"; +}; + +&ice { + status =3D "disabled"; +}; + +&pcie0 { + perst-gpios =3D <&tlmm 87 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 89 GPIO_ACTIVE_HIGH>; + + pinctrl-0 =3D <&pcie0_clkreq_n>, <&pcie0_reset_n>, <&pcie0_wake_n>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie0_clkreq_n { + bias-pull-up; + drive-strength =3D <2>; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l10c_0p88>; + vdda-pll-supply =3D <&vreg_l6b_1p2>; + + status =3D "okay"; +}; + +&pcie1 { + perst-gpios =3D <&tlmm 2 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 3 GPIO_ACTIVE_HIGH>; + + pinctrl-0 =3D <&pcie1_reset_n>, <&pcie1_wake_n>, <&pcie1_clkreq_n>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie1_clkreq_n { + bias-pull-up; + drive-strength =3D <2>; +}; + +&pcie1_phy { + vdda-phy-supply =3D <&vreg_l10c_0p88>; + vdda-pll-supply =3D <&vreg_l6b_1p2>; + + status =3D "okay"; +}; + +&pm7250b_adc { + channel@4d { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "charger_skin_therm"; + }; + + channel@4f { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "conn_therm"; + }; +}; + +&pm7250b_adc_tm { + status =3D "okay"; + + charger-skin-therm@0 { + reg =3D <0>; + io-channels =3D <&pm7250b_adc ADC5_AMUX_THM1_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + conn-therm@1 { + reg =3D <1>; + io-channels =3D <&pm7250b_adc ADC5_AMUX_THM3_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; +}; + +&pm7325_temp_alarm { + io-channels =3D <&pmk8350_vadc PM7325_ADC7_DIE_TEMP>; + io-channel-names =3D "thermal"; +}; + +&pmk8350_adc_tm { + status =3D "okay"; + + xo-therm@0 { + reg =3D <0>; + io-channels =3D <&pmk8350_vadc PMK8350_ADC7_AMUX_THM1_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + quiet-therm@1 { + reg =3D <1>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_AMUX_THM1_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; + + sdm-skin-therm@3 { + reg =3D <3>; + io-channels =3D <&pmk8350_vadc PM7325_ADC7_AMUX_THM3_100K_PU>; + qcom,ratiometric; + qcom,hw-settle-time-us =3D <200>; + }; +}; + +&pmk8350_rtc { + status =3D "okay"; +}; + +&pmk8350_vadc { + status =3D "okay"; + + channel@3 { + reg =3D ; + qcom,pre-scaling =3D <1 1>; + label =3D "pmk8350_die_therm"; + }; + + channel@44 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pmk8350_xo_therm"; + }; + + channel@103 { + reg =3D ; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_die_therm"; + }; + + channel@144 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_quiet_therm"; + }; + + channel@146 { + reg =3D ; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + label =3D "pm7325_sdm_skin_therm"; + }; +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + + status =3D "okay"; +}; + +&qupv3_id_0 { + firmware-name =3D "qcom/qcs6490/qupv3fw.elf"; + + status =3D "okay"; +}; + +&qupv3_id_1 { + firmware-name =3D "qcom/qcs6490/qupv3fw.elf"; + + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/qcs6490/adsp.mbn"; + + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/qcs6490/cdsp.mbn"; + + status =3D "okay"; +}; + +&sdc1_clk { + bias-disable; + drive-strength =3D <16>; +}; + +&sdc1_cmd { + bias-pull-up; + drive-strength =3D <10>; +}; + +&sdc1_data { + bias-pull-up; + drive-strength =3D <10>; +}; + +&sdc1_rclk { + bias-pull-down; +}; + +&sdc2_clk { + bias-disable; + drive-strength =3D <16>; +}; + +&sdc2_cmd { + bias-pull-up; + drive-strength =3D <10>; +}; + +&sdc2_data { + bias-pull-up; + drive-strength =3D <10>; +}; + +&sdhc_1 { + vqmmc-supply =3D <&vreg_l19b_1p8>; + vmmc-supply =3D <&vreg_bob_3p296>; + + non-removable; + no-sd; + no-sdio; + + status =3D "okay"; +}; + +&sdhc_2 { + vqmmc-supply =3D <&vreg_l2c_1p62>; + vmmc-supply =3D <&vreg_l6c_2p96>; + + mmc-pwrseq =3D <&wlan_pwrseq>; + + bus-width =3D <4>; + non-removable; + no-sd; + no-mmc; + cap-sdio-irq; + keep-power-in-suspend; + max-frequency =3D <100000000>; + + status =3D "okay"; +}; + +&tlmm { + gpio-reserved-ranges =3D <48 4>; /* NFC */ + + pcie0_reset_n: pcie0-reset-n-state { + pins =3D "gpio87"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + pcie0_wake_n: pcie0-wake-n-state { + pins =3D "gpio89"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + + pcie1_reset_n: pcie1-reset-n-state { + pins =3D "gpio2"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + pcie1_wake_n: pcie1-wake-n-state { + pins =3D "gpio3"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + + user_leds: user-led-state { + pins =3D "gpio19", "gpio55"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + vcc_3v3_en: vcc-3v3-en-state { + pins =3D "gpio113"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + vcc5v0_usb2_0_en: vcc-5v0-usb2-0-en-state { + pins =3D "gpio117"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + vcc_pcie0_dsi_3v3_en: vcc-pcie0-dsi-3v3-en-state { + pins =3D "gpio114"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + vcc_pcie1_3v3_en: vcc-pcie1-3v3-en-state { + pins =3D "gpio115"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + + wl_enable_h: wl-enable-h-state { + pins =3D "gpio84"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; +}; + +&uart5 { + status =3D "okay"; +}; + +&ufs_mem_hc { + /delete-property/ qcom,ice; + + reset-gpios =3D <&tlmm 175 GPIO_ACTIVE_LOW>; + vcc-supply =3D <&vreg_l7b_2p96>; + vcc-max-microamp =3D <800000>; + vccq-supply =3D <&vreg_l9b_1p2>; + vccq-max-microamp =3D <900000>; + vccq2-supply =3D <&vreg_l9b_1p2>; + vccq2-max-microamp =3D <900000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l10c_0p88>; + vdda-pll-supply =3D <&vreg_l6b_1p2>; + + status =3D "okay"; +}; + +&usb_2 { + dr_mode =3D "host"; + + status =3D "okay"; +}; + +&usb_2_hsphy { + vdda-pll-supply =3D <&vreg_l10c_0p88>; + vdda33-supply =3D <&vreg_l2b_3p072>; + vdda18-supply =3D <&vreg_l1c_1p8>; + + status =3D "okay"; +}; + +&venus { + status =3D "okay"; +}; --=20 2.50.1 (Apple Git-155)