From nobody Mon May 25 03:55:41 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E655A3D1712 for ; Tue, 19 May 2026 07:41:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779176484; cv=none; b=ppAvi9v7d4ix0fPIxWDlrcdCn8AMBo000lgr0BLNx7zYYW0ikbwto1l1aT4N6cX9RQwyiSfQbS4q+MaUluTUoEqQcQSSrpjEAk/ihravHRRjgn/WMmaRFK8WZ8VqPqNlt0QqI40avj/Bz4O5jcyjuRga30IlfPxQqjOMKAheJwM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779176484; c=relaxed/simple; bh=KZnHZBSLSMpB3NoM0qPWgRe3yVcNSNMcooAkdHqMozc=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=eKn0tlcP/lhrFE5KDZRcXAEVcF8dGI9a7Al8OlsNIGDrz8VCsxXQvf1AEZD5DxCURhdBN14v1pVYw3yj9eywUVf+IAkbFvFJRNgaL8hithbU/1lIIFnCsCYqSE6XxkrCjz0Ez33pgepv/VDX+Wvo3UQbJsEdFQMiOT4rg5N/TJo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=L9yclq2K; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=frMk4llc; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="L9yclq2K"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="frMk4llc" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64J7QQjb353033 for ; Tue, 19 May 2026 07:41:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=/J/OIJT7DRrHkarchUlhqWqh7n138q1ZhKA zjC2X97Q=; b=L9yclq2KsTJFssy9xBXjxGmgSevx++Lfe3FTGOm1gtfRa9Ht2cY gRGTjyCVVAcY1hkH7scTOvR4OPkPz5LtQ3ibOnGVDEdUWvbTybs0NTEI8p4Udtvu /ybU+EqFPJjPXOZp5u77ibbSd1tVDNIVuPnzHrUDOGAYGpkWiCV2RQ5riqg1d6Mu 6zwGPF2153Vnqf72MsW8GmnC4WZWJ68HaMEY/5wY57INNFwuhyz+mWefRb8QNQVN Gx7wY2B8pb+i0myu1tYkCgCqIjT8teNYivx+zO1S82JktFxQGDzwKBNPt9j+QorZ rCM4AX5IODk+HeJ8Sw2DTELRLDpC8h4dPUA== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e7xjamyuv-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 19 May 2026 07:41:21 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-50da529ff48so94546791cf.3 for ; Tue, 19 May 2026 00:41:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779176481; x=1779781281; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=/J/OIJT7DRrHkarchUlhqWqh7n138q1ZhKAzjC2X97Q=; b=frMk4llcx2CoILqEPL+9flG8s8vKI1hBBZYXLYdRO8Pcr/a1IjvhwEEbQvQRs2yLA9 nxnK/8AzoJcCYWZXryt/fzNJimeGo6a+j8gosI78gxliw1n2i9cjdNbJYKLO9W9xVt0C 1qVYqs0XgsqUtvvnvUeMcZSg/erYWGfIOEcrlbYr1N8u+obz2ZLOx3jZZcUdZGC6WA+G YKb5gOx5ixS5XUFM05MoRJfRyjIYk9ORe0+svLhCkYHPXmlW4jrfQ/fwoy3H9TgJ4O1K 7S69dX/nmimmxR0HR4r9t9yJ6UEy23zftb9tXVMS/QogAr+uV/0s7o4yo0NQ4d00Bwm4 z/Bw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779176481; x=1779781281; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=/J/OIJT7DRrHkarchUlhqWqh7n138q1ZhKAzjC2X97Q=; b=iROtjPEU3fAQA1WZ1aB5jibxXbTDiWW2gTHuz3kwERageGTr7c0eeOcVBtvfuvpC42 H9iPxy5sBcHTFJjF6sdMGCCNfqitXWT/CFo+J/hhjqSRevOLSu3bnKGzOomVZprDv+uf VJ4XGTkvL64xQfYSlNebl5kZ/gkMM4FUVSkSmjRlQAED9alkSSkj2U6CBnS4m+kIo/eA 7bbZq7cty2ohpanvQyvI78EO6uYYIJDx4HxBysp1sQi0EoP+N8K3NlGYULjEUx7DHETJ Bct2FnyEj9ufyWZCjS3vdY5WZNZuNL365R652qREhWDd6joACtvMc45xbfLmDUYWEpJn Ss9Q== X-Forwarded-Encrypted: i=1; AFNElJ+qqrJGEauv7FjYWwybwPw+lN6yu9x2vWl6gCc2S55FT7NUK+ve0IBunu83Q61iDYds6nCdZ2AfQQJVCyQ=@vger.kernel.org X-Gm-Message-State: AOJu0YwjueSbtnjrHv5NjY1liLg+9wDSHewjP/kUFkL7/yYoAR+f7sKg d9jpGwbBksXckLwfU4TsELAJct/ToInONE2Xrm7sCLWEpLovY2DOlcqwFl28VbMpQ+1yM8zk6n8 BA973xF+RFIaQ/pbL9nwQhb3ib8q9m9sv1YkE7LDDEgHrem0KQCZwdoUQ059RCSdYcT0= X-Gm-Gg: Acq92OF5y2xO1sDvbTAa9MlxD64eLuIgAH30JxW0rj7dmNm/40gWT6c+sZRNgO4ooh2 Bk1GPRvbInavLgfokwmrPDZj0l4/uN6yzVymbyWCbXVY/4x4NkSTyHSsi4IOgfGFJlLknqH0tR8 QNIvzhzvBsuBBjAvbVPje356csnvX70JrF8Ii/yyWZNB/KaJjyzqz96yODjwXmm2uhwrSRcek/i zmvA0trC6Sq/ytQn6IEDX1Y/mdebaYv8KjFkVXz1qDqlHaMGkTXN5VEUqGQCjw4rR9mgXWowP64 cpRPkWUni8PnVgMOJcypweKzDPyIMVJ2VBhTNCZ8iLc9YjIB/SGEnbMnHA9OEzK/QWYUcbTjPqv D1I4wVH+u5uV58nssTQI4wpWd80eFXhNpSVfSQncJ8s61AxQ= X-Received: by 2002:ac8:5d45:0:b0:50e:a1ab:67e4 with SMTP id d75a77b69052e-5165a2112afmr266765311cf.40.1779176481241; Tue, 19 May 2026 00:41:21 -0700 (PDT) X-Received: by 2002:ac8:5d45:0:b0:50e:a1ab:67e4 with SMTP id d75a77b69052e-5165a2112afmr266765081cf.40.1779176480807; Tue, 19 May 2026 00:41:20 -0700 (PDT) Received: from quoll ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-45da0fe2464sm44999231f8f.32.2026.05.19.00.41.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2026 00:41:20 -0700 (PDT) From: Krzysztof Kozlowski To: Will Deacon , Robin Murphy , Joerg Roedel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski , Shawn Guo Subject: [PATCH v2] dt-bindings: arm-smmu: Constrain clocks for newer Qualcomm variants Date: Tue, 19 May 2026 09:41:14 +0200 Message-ID: <20260519074113.61464-2-krzysztof.kozlowski@oss.qualcomm.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3108; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject; bh=KZnHZBSLSMpB3NoM0qPWgRe3yVcNSNMcooAkdHqMozc=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBqDBQZmYb4h9fo1eUreNP62Frw+N5foIgep81TM ww/LLf+CfOJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCagwUGQAKCRDBN2bmhouD 17/xD/9SxWFwr0hMlyKbr2w5eld0df0vviii88YLL7IVd+nKEcNHKnBzbc2KsAeVLdJTupqLlwa X4FvnxFuKmcJoSIOjCcXyLPmiZ83vnRo49bqjv2qSGuQi+mItHaOuJSdQfZM6dBujW1J0kM0xql XJzxJsmEJJF48z0GG7lGMmkCzp7hCUhcNdf69m4b8AAu4M/OC54o+gpo5dCiBik54YEOn4SJa7z zyBcrxLnRIWtjQEy7U3/2TYuSZwI06XPNUfgwQOcOj4WG4FCF9SVsrdS0YjxGjtqLlWxfCrG/2O NHSqkebM6IhcKT5QUPxU6fA06YFEIIwX57SQo64KPXm3NnlWm9TeVyZAIfTxwMnbylZzPgHrffA iqaUGMCav+lv1JVFHeF55lC1Mr67fFT2YKasRWM+FayCSnz1f9IcizRxzCeKDb7jNQ1bLuxG5fL s2uLrXXV2cg6ljWZL/eYzuKN6WuqwfoqyaCPvNhCioWd6S0IgXg7SRoTrb/NKkkRDYXezqT5HTn dpSsA0zefRZWDSMs7RdeXiA7uwRq2HN128ij0HJytyK08/iG+ULsGlZH3mFCpUe0B0Q80HgxrAs JlnRuSPX3cCjEGiVCXb0OxFC8UT2YpUSUBYVHrTz6CT6l52owrDlwxmwkEd349Iyq+gZUz1wtQN toMWRpDVtxjKjgw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE5MDA3MyBTYWx0ZWRfX+znA91tCBWdA SgPI7RD+9UI+EOc/a4v3vAqjMpwPreedfK5E724seklWhitGO3M9xQP+irZ+LI4JjRI5B0VDICC YkbXINm/QWS8GgEbKnH0lWe5wTUICokWxvMlQxLJuwBXbWvXjydyJrwQhvdowVJPITSVQ4i+Ndk 2Pk6ZEQae7v7hi95Qjg25chp2ndmYE1+5Pwiej89HRsxbLmWPwovI7QNdPW/f6D27Ee8EZ1N+nQ smZ288vlsyTUTo/I3jSNleEKB0H4V13CF1w3yJqzLRH3v0JomECVmp0F/1pt5Sakk3y5nxYHhnG dM62juJcnuyiRrWqHHCl1PKCGxegn2hw4us0M9K0pQN1EgOhD8+zMQn50WwWzHcJmRmW3yJNGXC IJ9lvfBpnD+wfrhJ6QKkyIloYM8+igI/bHULZUd+03zauqq5sWAE4oPKDPIirJoVew3diTrLs10 tjnNHr+hPZgtB3plofA== X-Authority-Analysis: v=2.4 cv=BYHoFLt2 c=1 sm=1 tr=0 ts=6a0c1421 cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=rJxAMVKw8lswYMJXinYA:9 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-ORIG-GUID: nlqFZXMlOguakuazsFnoE9vbUIl7YGVi X-Proofpoint-GUID: nlqFZXMlOguakuazsFnoE9vbUIl7YGVi X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-19_02,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 suspectscore=0 priorityscore=1501 bulkscore=0 spamscore=0 phishscore=0 clxscore=1015 impostorscore=0 malwarescore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605190073 Content-Type: text/plain; charset="utf-8" Many of SMMU on Qualcomm SoCs come in two flavors using the same front compatible but a bit different fallback: 1. For application processor, usually without any controllable clocks, 2. For the Adreno GPU, with some controllable clock(s) and using additionally qcom,adreno-smmu fallback compatible. Add missing constraints for Glymur SMMU on Adreno GPU and several other Qualcomm SMMUs for application processors, to restrict the clocks property to a specific length. Acked-by: Rob Herring (Arm) Reviewed-by: Shawn Guo Signed-off-by: Krzysztof Kozlowski --- Changes in v2: 1. Tags 2. Fix grammar in commit msg --- .../devicetree/bindings/iommu/arm,smmu.yaml | 38 ++++++++++++++++++- 1 file changed, 37 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Docume= ntation/devicetree/bindings/iommu/arm,smmu.yaml index 06fb5c8e7547..ed0d10157bd6 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml @@ -566,7 +566,9 @@ allOf: properties: compatible: items: - - const: qcom,sm8750-smmu-500 + - enum: + - qcom,glymur-smmu-500 + - qcom,sm8750-smmu-500 - const: qcom,adreno-smmu - const: qcom,smmu-500 - const: arm,mmu-500 @@ -595,6 +597,7 @@ allOf: - qcom,sdm845-smmu-500 - qcom,sdx55-smmu-500 - qcom,sdx65-smmu-500 + - qcom,sdx75-smmu-500 - qcom,sm6350-smmu-500 - qcom,sm6375-smmu-500 then: @@ -602,6 +605,39 @@ allOf: clock-names: false clocks: false =20 + # Disallow clocks for all other platforms where specific compatible is u= sed + # with different fallbacks and only one combination has no clocks + - if: + properties: + compatible: + items: + - enum: + - qcom,eliza-smmu-500 + - qcom,glymur-smmu-500 + - qcom,kaanapali-smmu-500 + - qcom,milos-smmu-500 + - qcom,qcs615-smmu-500 + - qcom,qcs8300-smmu-500 + - qcom,sa8775p-smmu-500 + - qcom,sm6115-smmu-500 + - qcom,sm6125-smmu-500 + - qcom,sm6350-smmu-500 + - qcom,sm6375-smmu-500 + - qcom,sm8150-smmu-500 + - qcom,sm8250-smmu-500 + - qcom,sm8350-smmu-500 + - qcom,sm8450-smmu-500 + - qcom,sm8550-smmu-500 + - qcom,sm8650-smmu-500 + - qcom,sm8750-smmu-500 + - qcom,x1e80100-smmu-500 + - const: qcom,smmu-500 + - const: arm,mmu-500 + then: + properties: + clock-names: false + clocks: false + - if: properties: compatible: --=20 2.51.0