From nobody Mon May 25 01:59:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB1064963B7 for ; Tue, 19 May 2026 11:21:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189720; cv=none; b=ho9k5Fkae7VTxxPWL/noqDuJlz6E/0WdWmitF7CjtWI/ndbDoQ6VAIhxUA+T0Eih5xDu9kk/kF0/nZKhuK7lvM/T21rR3je2Jt3Vqy0rEMnW+gM2Ux0ieRFFGAkhUpgKSs65LcNDwy9kTH6qLvWCLzJ4aSUicuzdkbNDsbgEpm0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189720; c=relaxed/simple; bh=/0gH2RBKVFdECZHy2OYb/vQdn0W3A3ypRR06Nb2Te8U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UFqI3KvYt0akqAi9+hhRjHksOoUhLX2vD/iM8pxbXjkNQu0ScZk5itG1xoeRcbDvIrY8shmfy/2W1f2dR55OwHtxoTmLg4+10DHLjQM5H+UDEf53G/ChPXJuMwboLRUaxjfeXTx3U2FPvUfZ4hAmiWzY8vl19CTIJXlpah9SqO0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HMvil/hN; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZI17VQfJ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HMvil/hN"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZI17VQfJ" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64J9kumK1257026 for ; Tue, 19 May 2026 11:21:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5rZhel/ZfqNBkxZ73MGg6Xy1kCPJPWKFenIAB/a5RyI=; b=HMvil/hN1BBRUAR8 oqc+IZxzY3iqmsWqxZBRrDVcknoA8poa1f0jhWVnaGAxlxkJBdFEsVJqaVAB1fDF klE80MHM7rCWV+GK2H3dGAOuDB58XnjcXiowPKxqLDy/gahuMj49IfWILauTOY8x uiLgZvZTG+EWU0YxOZcVbV3OHYeEGYY/5FTR8tOAqHJDhDpXclOX4eGkHvzFs8Ds bs9L0M4TaPM5mF3VWva+c2CQC3pECmrdXv84rhxv3Y7A5FGqzT7K0/CY0NLOjchv sr9CdjY0b6UHlSh3hzk03JOy6g73ZJwp90UTa/Vd1PCfzAuudDuRxcQxlXmZX6Ap a/fz/g== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e8nhj8b87-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 19 May 2026 11:21:57 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-2b9fe2d6793so85617135ad.0 for ; Tue, 19 May 2026 04:21:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779189717; x=1779794517; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=5rZhel/ZfqNBkxZ73MGg6Xy1kCPJPWKFenIAB/a5RyI=; b=ZI17VQfJoDa9EslxqhTBDiRFMKC9a+Ku3VQFn5tNyP6V4hhn1c7yXAS9/yeUuA1MTX +hzfqzWnjRFOofN4ULvaFjiDOFSLAKvWbqYKAq08c+jL66Zj7H4+tGehbhqvI1LzqlYk CbqRSri+ICPNcRhmICMlR+TNpegfA+H2xrjZLC7xDIeTImC6E0PWvXtEYknEBcCdW2lQ bUBugyN8fRhTbzhL52bmhb4yhglHlK6gPIPu4SAlwQiWifgE7pIPzCfaNjvUHbOsz4cy tICv8KtwLBRRYIicWTvbO9YYDVpUBUarjtF6O28ffcs3/29rCBWgeOPKWyuQ6nKiXgid Beew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779189717; x=1779794517; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=5rZhel/ZfqNBkxZ73MGg6Xy1kCPJPWKFenIAB/a5RyI=; b=fv7X7A+QZ0LxbuKLPZSpTsfZFLzPhR9j1l6mJSO/m6UYxqXpdfg9PZg3HwvuirVypZ 6YHJHbaSn41QLjA76CIZietJWQ+DnnQQwJxGaTPzGL8oIuxUJMb6tUqHHEAPMTmQTYuI AA23aKjP3OWVcjI9evjwTr4WD4FibPcDyK4yzKGDuzaJfVPdVQL2WJ53RA5S5JOlz2lw 30xQAwK3UrHGH3fzu7+rLPDIjJ0duGSVeRXdkkq8H5YLCNlmDORQvapi5tjmB5OaYE/i JAv6KG5RDK4rm8Le4mkRyAWWom3+8Y25oZX1b94aGL/E4IJLNFEy89BKn58TMOKyQssq EubA== X-Forwarded-Encrypted: i=1; AFNElJ9bnqYsPb6BJrIrlyBKFTkg7X6Jixmyjspqf4khgHISiIRRHpShxOceS7TTja77663S17Bc/kY5eD243KI=@vger.kernel.org X-Gm-Message-State: AOJu0Ywu4FZD4aZ/iJv2LNaR6/E51j6jXrITc8x7hyIdAfyYlHvIQnpz VfsLMDKk4k6el2K+BVgPzgP3gmhwuGyrd3mFNnLzZlpQweKfHjoPACq+lmeML7yHilzRpYVBt45 Z7w3LvBPBfk/Ld0ibixrVtCYAJA+0usB4XBgXCCyEoEeZOEtlZYb62RUVgOJjs2doiKA= X-Gm-Gg: Acq92OHUUXllk3Ya+4nIGIqCOR9GXCJhaFNm0v72oaibqvD9FZ+eO4X6SX4az5aKD3Z 86GLg+EasQ429drtffoTtsnupQw1wc0YLcuvT8rMJT4pRk27NutGC0Rk8V3+UbXuCIedlc7xyjj ZLsLxqj3t0SDylMNgLCI+mc4ZS6TfyF4ftvdXQbosCC9A0yBKYxaLphjSJ1owvBa6Qzx9qD5u9Y KDFeScNSApSUxCTAG9Q/bX2G3RybU8/r7BWPMoMHAAaZ+ZKNPMnnYsmkxl2ZLrYKF4bR1Je4aYp wGRxSb6pvdfppg4YoFiJK4deFSaH5yNw9jGJHNt/XeIBa2wtmTeWcvTgTNFaQmJaEIn5bK6MKjt kC1LoybYjDVnPd7+p5K9nq2NBhoTMnIbDRykMKzMyZwD2jwI= X-Received: by 2002:a17:903:f8c:b0:2b9:ff02:a14d with SMTP id d9443c01a7336-2bd7e8057ccmr209580845ad.18.1779189716772; Tue, 19 May 2026 04:21:56 -0700 (PDT) X-Received: by 2002:a17:903:f8c:b0:2b9:ff02:a14d with SMTP id d9443c01a7336-2bd7e8057ccmr209580425ad.18.1779189716295; Tue, 19 May 2026 04:21:56 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5cfe78b9sm192743605ad.43.2026.05.19.04.21.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2026 04:21:55 -0700 (PDT) From: Komal Bajaj Date: Tue, 19 May 2026 16:51:21 +0530 Subject: [PATCH v2 1/5] dt-bindings: arm: qcom: Document Shikra and its EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260519-shikra-dt-v2-1-c01b90fb4395@oss.qualcomm.com> References: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> In-Reply-To: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779189702; l=1683; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=/0gH2RBKVFdECZHy2OYb/vQdn0W3A3ypRR06Nb2Te8U=; b=PeZo0W2eoXZTAKaQ7d3CH96/n9YjlCZSu4624vjdkgZ/G37ljAl03mfE6/LXplfr83jlvOKKM nx25Y4zpbIPDL64JQ3xSTflLvSFIXhnySbIgsVgRVUC8kQV7HnIv99X X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: nF-nWSqMrhRoV2afXYKEgGJw5jraPYwi X-Proofpoint-ORIG-GUID: nF-nWSqMrhRoV2afXYKEgGJw5jraPYwi X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE5MDExMiBTYWx0ZWRfX4SjTK1VYi1xW Tq2fIJVrBqeeHtTvc7Uy7z9QlulNWG5orV0KjojqLuXwIb+jKOx3JrDy17vafZSoT94zyZSVp+5 c8sAhLW0MNAwWt9W9xM7h0S5982MVcDZzdOtT2V8TDJvz7XWM9s935t5LQRDlQDh+O3tMpVC7fC 5ocRBSE/Dme5+EkK8xL2RYa//mvR18ZYZWYZVv/PlSns9ogZ1iyUAPu+Wdh+4O4mDLiaQlfcEvJ KLYzOrFJHr/YacBWONNJLAWITfOR8HC9kjURtT7Jy5Dim9AuwOXdSedYNemfinDx3uZtXMmXzB6 1bbs+fMpIvsE9z7t1o4iMDrBH8be71GDdEfE4GQi6bGh47QOJbG6P+gQJZsKWyPXowSSQPMBlCv V7E8eiAq6C4OvFXl8n1HF3eHnbTVOcJKsiL+IOgD/G9F6D8anIz5XWrsRGgccu0Lldq4dzIhS+5 yrC6FK8HdwEvO6zBV3w== X-Authority-Analysis: v=2.4 cv=ToTWQjXh c=1 sm=1 tr=0 ts=6a0c47d5 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=nhUW8Zqzme2qF2hNOrkA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-19_03,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 phishscore=0 impostorscore=0 spamscore=0 clxscore=1015 suspectscore=0 malwarescore=0 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605190112 Shikra is a Qualcomm IoT SoC available in a System-on-Module (SoM) form factor. The SoM integrates the Shikra SoC, PMICs, and essential passives, and is designed to be mounted on carrier boards. Three eSoM variant are introduced: - CQM: retail variant with integrated modem - CQS: retail variant without modem - IQS: industrial-grade variant without modem Each SoM variant pairs with a common EVK carrier board provides debug UART, USB, and other peripheral interfaces. Add compatible strings for the CQ2390M, CQ2390S, IQ2390S SoM variant and its corresponding EVK boards. Signed-off-by: Komal Bajaj --- Documentation/devicetree/bindings/arm/qcom.yaml | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index af266d584fae..7c5c5f4fc30f 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -968,6 +968,24 @@ properties: - const: qcom,qcs9100 - const: qcom,sa8775p =20 + - items: + - enum: + - qcom,shikra-cqm-evk + - const: qcom,shikra-cqm-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-cqs-evk + - const: qcom,shikra-cqs-som + - const: qcom,shikra + + - items: + - enum: + - qcom,shikra-iqs-evk + - const: qcom,shikra-iqs-som + - const: qcom,shikra + - items: - enum: - google,blueline --=20 2.34.1 From nobody Mon May 25 01:59:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 226D84949EF for ; Tue, 19 May 2026 11:22:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189729; cv=none; b=M7VnE2hVHbbu/VyNIk8ts2fYn72kDfk2abyfXRueqRAxL46IMPqo2a1vPf1JEaX3MyYCwEoL4joWU9orX+UtZsc+dYRR5GPbOF+l5sQTLKaJ8slRZGxKo0DQd6/6XRWRFzp94eYfLqYv1e9rIjT5dct30XSvMnkgeidJFluelGg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189729; c=relaxed/simple; bh=3g8T9YormSkYWgDl3F7e5ABiK0nEDaH1HoODH/eUpMg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rRbyQVA4sCrW5WxQJkXkPVrqK6NW5+BcLOxLZSKryMkPrIfh95yxGGSH3NYaR7AiMhiamLT0DB0JbVWDMr0w6BbbGJsFETdKGuLAUAobEMf4bJ63BqohSNmD+Od55wq08K7G0T/pJdxrCeDtdO4GYMKoNiX1y2Uf7mR/ebmD9fw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=oYFPd+AC; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ug9ETHGm; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="oYFPd+AC"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Ug9ETHGm" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64JAhQTK867065 for ; Tue, 19 May 2026 11:22:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 6VFnf7Qb9NMwwdDofHXDX0FRMIDCIJ2obE1mB5oNsB4=; b=oYFPd+ACqt2Ykgzs 8Hd7Qm5n+tUyhQS5UpG1D7B+DDz+k8gRBsUc2CBbOk3lu/Q3w9sNjlv6RN/bhRHW s15P8Yd48voQEfYITLK8xc22z6brjbxiW6z+1ib7dv1A+JWzRsbrSGXqHFsc2YP6 eRG42JXR4nkKhvcHHpmbPczvMeojM05kl/o97efakRXhFCu9AIZk05NBpAM4sjDi ya/O2LIluYvLKCs3O1HKHZeaFKqWNiW5QWTyiC074Q3QUgn/5j/Z0AsjWldsh/SB pCscV2FZy6li74ZzUCpWovJ8nhmqnLs6CnwF0KrsMq9EdYFnU74cEalWjW5TZf7S Bxs3gA== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e8hv1heye-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 19 May 2026 11:22:05 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2b4530a90fdso49198655ad.1 for ; Tue, 19 May 2026 04:22:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779189725; x=1779794525; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6VFnf7Qb9NMwwdDofHXDX0FRMIDCIJ2obE1mB5oNsB4=; b=Ug9ETHGmMcBcJkGabOj+1ZnbSpyClHsK8JGLSiGmW/SnJmQOQuI95QyDNkAW0QnKf8 ppIQus3w3Z8SgPe7YFsZ7o1oxGSKyNxIta6zTEvqmYmefUk0bMsZNdtkvlNAQaZXtjiJ yq7LJxXARpnwbAXgxcCtngSDASNJwGZsbV0LHbnDKJj+vGvUPtiCzIsLySFrVvQdk4n4 upGMJAMBOH+eJzRVDCzzpHjBbUBFXyQAAO9eusl/dAR9oL/Mf7vDK2YN2xaX9o38D43I b2Sso5eJlSJiMVtadbTgs72n3I5QCEcNvc6d3wPDPTz4fYNEYvlERpVdaSsMDdapxLe2 f2Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779189725; x=1779794525; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=6VFnf7Qb9NMwwdDofHXDX0FRMIDCIJ2obE1mB5oNsB4=; b=SSD9SkdFbuoIgh7GVlpWIC7K+SGLJKp3CxIaIEB1464ML8YF+feSd2uU9+EgagqbwC DejvLlI9D3q6rqlQrpoJl8fKe1iU0GGCJNQub1CxhHrLCKbqnSi/rrGGgJ/Yq7FmmxvQ mmm5amCSAqTJPwgWOoujWqb1TNi2ktcjJoV0hURziY5FwQ8DKSTER7rIc0ivszd1DK4c 7CncKT+bgeGQ7jeFJhblQpBHJ28NfsF56gKHjLABy4+xI7fHggCZIF2l/mt4tcw3N3D/ cyBBRu4v4rtnCDTL4vFo3hKIlp63K3YHx1uwWW4Xs1jyYAExhul3soYEjW9RXCsJS8ev gfPw== X-Forwarded-Encrypted: i=1; AFNElJ9lR3DXpb01Ma6DiDT4i7c0vAa11fb3nfMpSkSPe0xpIY+Pp2elcbDtG2VwXSO/f49/P3HHR4eVNw1ZwG8=@vger.kernel.org X-Gm-Message-State: AOJu0YyOuDB4yTS8cBW0Q+0pXs/n+vg10pvSgNoiaQPXuqz4PQPcxncp 4qEYz0/DnMbTycX2ycnbXt3RxiSijbWkEKEGRnxu+TaSHA2x9jSuTGWGHACxza1eYb2dJke3+/w 9Wnq6dQNbqKdriON3/W7jbg/uzOAcM5x0v88SjXRUSNJ8zyIEGJuDD6jtEUI/DJcnss4= X-Gm-Gg: Acq92OGRx4oPdlOSo6Mi49Jl5iCqFFUxOg/5giykcUbkBiVru/09XXZqFzksqG3alQM IJiEOSTz6kJj71TGh8Zhjb5vj+8ilFtv0IRDU1Bg0mLcMHPP0NDy7CT+1/YWZ0E6YcC/xBCYGEk oelOp9YhyHvh4hi/gEqOlGNuCVJYKXOZ1JZTSjIhFjY0GtFnD2+XOWa8bfbj4GDveSLeOQ5K+fr TebKhLhwNxdDTE7xfKXBlCKBPUdQcm9QslRH29xzSl54iP01dUdBmNdfvouX8+7rPlGRrpOPMOy VmsU4Zd2sl1F10OrP6nigVd9d04uO7HsXtJ6kRwEP/3CerFeD6NWLTFPEBqQ2zq2DOfmdxL9FyG VKYCesdoKa0Lx9fRNliZGsRFRWF/LR0EBuTll X-Received: by 2002:a17:903:b10:b0:2ba:4ad9:70f6 with SMTP id d9443c01a7336-2bd7e93871emr210174315ad.31.1779189724687; Tue, 19 May 2026 04:22:04 -0700 (PDT) X-Received: by 2002:a17:903:b10:b0:2ba:4ad9:70f6 with SMTP id d9443c01a7336-2bd7e93871emr210173795ad.31.1779189724077; Tue, 19 May 2026 04:22:04 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5cfe78b9sm192743605ad.43.2026.05.19.04.21.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2026 04:22:03 -0700 (PDT) From: Komal Bajaj Date: Tue, 19 May 2026 16:51:22 +0530 Subject: [PATCH v2 2/5] arm64: dts: qcom: Introduce Shikra SoC base dtsi Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260519-shikra-dt-v2-2-c01b90fb4395@oss.qualcomm.com> References: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> In-Reply-To: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Krishna Kurapati , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An , Konrad Dybcio X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779189702; l=27133; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=3g8T9YormSkYWgDl3F7e5ABiK0nEDaH1HoODH/eUpMg=; b=RPGwoEa8nu4FU4NhbMY7dpHWufPTjVeVg+T3fRiGYOJtPujEarLKoHaDFMqcrAeU/MFGr4HuI ao0IchiwhpWCqKB6XPtfxAd6DJ9uolG3ZMo3Vk2k4aR4/4Ji/6rtaci X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE5MDExMiBTYWx0ZWRfX6cjRlZh2m5/p e8A7RfRk3KErk5mc0TuP3ThGSF/cPZPc7WUlHAdwq8EqRW4fI38C8QVOfIpFmRYMPjsPBh/nX3N hsOSST/Nt0zYpFmxZ3LpQZANulQdbm/vx8CRxB/tv8fmKeflL/ae+4YeJvbRchXYWv0E1aWKnIO 7+9lIUKrooa4ZlowAA+Mkg529RanFuBpAJE2yREKVNu/RIQj1Pe5wldGrGj0jlPe5hXUcA1t7T7 5PTvEa/oqS//M00jZrrXIWI77Hv9cxZl5PDRt58VBC0drKRECoKFJOt8WjLzilbn+DK/gPIWWXL J4wgQ4DOoHNO+eaQb0QCvXBI8BhVQXzoeqmFVfshys9yTSJZxNWxATLwKeKEaPs56HaAmD+zP/J 11oEuWMtFHFdETpIKmRW5E8XdBX4XCE4FnJK2gmwdyWgqDNbcXDzsPk9UQECXiKn2qspd43A/wk DbxPv7DopuvqWR7AUYg== X-Proofpoint-GUID: 3qNH-DHc014k-j23zaGPszeMcLwJ7E6w X-Proofpoint-ORIG-GUID: 3qNH-DHc014k-j23zaGPszeMcLwJ7E6w X-Authority-Analysis: v=2.4 cv=WZM8rUhX c=1 sm=1 tr=0 ts=6a0c47de cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=c5Ed9O7bsO9zGogcny0A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-19_03,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 malwarescore=0 suspectscore=0 priorityscore=1501 phishscore=0 spamscore=0 impostorscore=0 adultscore=0 bulkscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605190112 Add initial device tree support for the Qualcomm Shikra SoC, an IoT-focused platform built around a heterogeneous CPU cluster (Cortex-A55 + Cortex-A78C) with RPM-based power and clock management. Enable support for the following peripherals: - CPU nodes - Global Clock Controller (GCC) - RPM-based clock controller (RPMCC) and power domains (RPMPD) - Interrupt controller - Top Level Mode Multiplexer (TLMM) - Debug UART - eMMC host controller - USB 3.0 controller with QUSB2 and QMP PHYs - System timer and watchdog Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Krishna Kurapati Signed-off-by: Krishna Kurapati Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Reviewed-by: Konrad Dybcio Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra.dtsi | 981 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 981 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra.dtsi b/arch/arm64/boot/dts/qco= m/shikra.dtsi new file mode 100644 index 000000000000..31d0126e5b3e --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra.dtsi @@ -0,0 +1,981 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + interrupt-parent =3D <&intc>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + + clocks { + xo_board: xo-board { + compatible =3D "fixed-clock"; + clock-frequency =3D <38400000>; + #clock-cells =3D <0>; + }; + + sleep_clk: sleep-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <32764>; + #clock-cells =3D <0>; + }; + }; + + cpus { + #address-cells =3D <2>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x100>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0 0x200>; + enable-method =3D "psci"; + next-level-cache =3D <&l3>; + capacity-dmips-mhz =3D <1024>; + dynamic-power-coefficient =3D <100>; + }; + + cpu3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78c"; + reg =3D <0x0 0x300>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + capacity-dmips-mhz =3D <1946>; + dynamic-power-coefficient =3D <486>; + + l2_3: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-unified; + next-level-cache =3D <&l3>; + cache-size =3D <0x40000>; + }; + }; + + cpu-map { + cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + + core2 { + cpu =3D <&cpu2>; + }; + }; + + cluster1 { + core0 { + cpu =3D <&cpu3>; + }; + }; + }; + + l3: l3-cache { + compatible =3D "cache"; + cache-level =3D <3>; + cache-unified; + cache-size =3D <0x80000>; + }; + }; + + firmware { + scm { + compatible =3D "qcom,scm-shikra", "qcom,scm"; + clocks =3D <&rpmcc RPM_SMD_CE1_CLK>; + clock-names =3D "core"; + qcom,dload-mode =3D <&tcsr_regs 0x13000>; + #reset-cells =3D <1>; + interconnects =3D <&system_noc MASTER_CRYPTO_CORE0 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>; + }; + }; + + memory@a0000000 { + device_type =3D "memory"; + /* We expect the bootloader to fill in the size */ + reg =3D <0x0 0xa0000000 0x0 0x0>; + }; + + pmu-a55 { + compatible =3D "arm,cortex-a55-pmu"; + interrupts =3D ; + }; + + pmu-a78c { + compatible =3D "arm,cortex-a78-pmu"; + interrupts =3D ; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + rpm: remoteproc { + compatible =3D "qcom,shikra-rpm-proc", "qcom,rpm-proc"; + + glink-edge { + compatible =3D "qcom,glink-rpm"; + interrupts =3D ; + qcom,rpm-msg-ram =3D <&rpm_msg_ram>; + mboxes =3D <&apcs_glb 0>; + + rpm_requests: rpm-requests { + compatible =3D "qcom,rpm-shikra", "qcom,glink-smd-rpm"; + qcom,glink-channels =3D "rpm_requests"; + + rpmcc: clock-controller { + compatible =3D "qcom,rpmcc-shikra", "qcom,rpmcc"; + clocks =3D <&xo_board>; + clock-names =3D "xo"; + #clock-cells =3D <1>; + }; + + rpmpd: power-controller { + compatible =3D "qcom,shikra-rpmpd"; + #power-domain-cells =3D <1>; + operating-points-v2 =3D <&rpmpd_opp_table>; + + rpmpd_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + rpmpd_opp_min_svs: opp1 { + opp-level =3D ; + }; + + rpmpd_opp_low_svs: opp2 { + opp-level =3D ; + }; + + rpmpd_opp_svs: opp3 { + opp-level =3D ; + }; + + rpmpd_opp_svs_plus: opp4 { + opp-level =3D ; + }; + + rpmpd_opp_nom: opp5 { + opp-level =3D ; + }; + + rpmpd_opp_nom_plus: opp6 { + opp-level =3D ; + }; + + rpmpd_opp_turbo: opp7 { + opp-level =3D ; + }; + + rpmpd_opp_turbo_plus: opp8 { + opp-level =3D ; + }; + }; + }; + }; + }; + + mpm: interrupt-controller { + compatible =3D "qcom,mpm"; + qcom,rpm-msg-ram =3D <&apss_mpm>; + interrupts =3D ; + mboxes =3D <&apcs_glb 1>; + interrupt-controller; + #interrupt-cells =3D <2>; + #power-domain-cells =3D <0>; + interrupt-parent =3D <&intc>; + qcom,mpm-pin-count =3D <96>; + qcom,mpm-pin-map =3D <2 275>, /* TSENS0 uplow */ + <12 422>, /* DWC3 ss_phy_irq */ + <58 272>, /* QUSB2_PHY dmse_hv_vddmx */ + <59 273>, /* QUSB2_PHY dpse_hv_vddmx */ + <86 183>, /* MPM wake, SPMI */ + <90 157>, /* QUSB2_PHY DM */ + <91 158>; /* QUSB2_PHY DP */ + }; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + hyp_mem: hyp@80000000 { + reg =3D <0x0 0x80000000 0x0 0x1600000>; + no-map; + }; + + xblboot_mem: xblboot@85e00000 { + reg =3D <0x0 0x85e00000 0x0 0x100000>; + no-map; + }; + + secdata_apss_mem: secdata-apss@85fff000 { + reg =3D <0x0 0x85fff000 0x0 0x1000>; + no-map; + }; + + smem_mem: smem@86000000 { + compatible =3D "qcom,smem"; + reg =3D <0x0 0x86000000 0x0 0x200000>; + no-map; + + hwlocks =3D <&tcsr_mutex 3>; + }; + + audio_heap_mem: audio-heap@86200000 { + reg =3D <0x0 0x86200000 0x0 0x100000>; + no-map; + }; + + tz_stat_mem: tz-stat@a0000000 { + reg =3D <0x0 0xa0000000 0x0 0x100000>; + no-map; + }; + + qtee_mem: qtee@a1300000 { + reg =3D <0x0 0xa1300000 0x0 0x500000>; + no-map; + }; + + tz_apps_mem: tz-apps@a1800000 { + reg =3D <0x0 0xa1800000 0x0 0x2100000>; + no-map; + }; + + mpss_wlan_mem: mpss-wlan@ab000000 { + reg =3D <0x0 0xab000000 0x0 0x6e00000>; + no-map; + }; + + wlan_mem: wlan@b2300000 { + reg =3D <0x0 0xb2300000 0x0 0x100000>; + no-map; + }; + + cdsp_mem: cdsp@b2400000 { + reg =3D <0x0 0xb2400000 0x0 0x1900000>; + no-map; + }; + + gpu_micro_code_mem: gpu-micro-code@b3d00000 { + reg =3D <0x0 0xb3d00000 0x0 0x2000>; + no-map; + }; + + video_mem: video@b3d02000 { + reg =3D <0x0 0xb3d02000 0x0 0x700000>; + no-map; + }; + + lmcu_mem: lmcu@b4402000 { + reg =3D <0x0 0xb4402000 0x0 0x300000>; + no-map; + }; + + lmcu_dtb_mem: lmcu-dtb@b4702000 { + reg =3D <0x0 0xb4702000 0x0 0x40000>; + no-map; + }; + }; + + soc: soc@0 { + compatible =3D "simple-bus"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + dma-ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + ranges =3D <0x0 0x0 0x0 0x0 0x10 0x0>; + + tcsr_mutex: syscon@340000 { + compatible =3D "qcom,tcsr-mutex"; + reg =3D <0x0 0x00340000 0x0 0x20000>; + #hwlock-cells =3D <1>; + }; + + tcsr_regs: syscon@3c0000 { + compatible =3D "qcom,shikra-tcsr", "syscon"; + reg =3D <0x0 0x003c0000 0x0 0x40000>; + }; + + tlmm: pinctrl@500000 { + compatible =3D "qcom,shikra-tlmm"; + reg =3D <0x0 0x00500000 0x0 0x700000>; + + interrupts =3D ; + + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + gpio-ranges =3D <&tlmm 0 0 165>; + wakeup-parent =3D <&mpm>; + + qup_uart0_default: qup-uart0-default-state { + pins =3D "gpio0", "gpio1"; + function =3D "qup0_se0"; + drive-strength =3D <2>; + bias-disable; + }; + + sdc1_state_on: sdc1-on-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <6>; + bias-disable; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <6>; + bias-pull-up; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <6>; + bias-pull-up; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-pull-down; + }; + }; + + sdc1_state_off: sdc1-off-state { + clk-pins { + pins =3D "sdc1_clk"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + cmd-pins { + pins =3D "sdc1_cmd"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + data-pins { + pins =3D "sdc1_data"; + drive-strength =3D <2>; + bias-bus-hold; + }; + + rclk-pins { + pins =3D "sdc1_rclk"; + bias-bus-hold; + }; + }; + }; + + mem_noc: interconnect@d00000 { + compatible =3D "qcom,shikra-mem-noc-core"; + reg =3D <0x0 0x00d00000 0x0 0x43080>; + clocks =3D <&gcc GCC_DDRSS_GPU_AXI_CLK>; + clock-names =3D "gpu_axi"; + #interconnect-cells =3D <2>; + }; + + llcc: system-cache-controller@e00000 { + compatible =3D "qcom,shikra-llcc"; + reg =3D <0x0 0x00e00000 0x0 0x80000>, + <0x0 0x00f00000 0x0 0x80000>, + <0x0 0x01000000 0x0 0x80000>; + reg-names =3D "llcc0_base", + "llcc1_base", + "llcc_broadcast_base"; + interrupts =3D ; + }; + + gcc: clock-controller@1400000 { + compatible =3D "qcom,shikra-gcc"; + reg =3D <0x0 0x01400000 0x0 0x1f0000>; + clocks =3D <&rpmcc RPM_SMD_XO_CLK_SRC>, + <&sleep_clk>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>; + power-domains =3D <&rpmpd RPMPD_VDDCX>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + usb_1_hsphy: phy@1613000 { + compatible =3D "qcom,shikra-qusb2-phy"; + reg =3D <0x0 0x01613000 0x0 0x180>; + + clocks =3D <&gcc GCC_AHB2PHY_USB_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "cfg_ahb", "ref"; + + resets =3D <&gcc GCC_QUSB2PHY_PRIM_BCR>; + nvmem-cells =3D <&qusb2_hstx_trim_1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_qmpphy: phy@1615000 { + compatible =3D "qcom,shikra-qmp-usb3-phy"; + reg =3D <0x0 0x01615000 0x0 0x1000>; + + clocks =3D <&gcc GCC_AHB2PHY_USB_CLK>, + <&gcc GCC_USB3_PRIM_CLKREF_EN>, + <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>; + clock-names =3D "cfg_ahb", + "ref", + "com_aux", + "pipe"; + + resets =3D <&gcc GCC_USB3_PHY_PRIM_SP0_BCR>, + <&gcc GCC_USB3PHY_PHY_PRIM_SP0_BCR>; + reset-names =3D "phy", + "phy_phy"; + + #clock-cells =3D <0>; + clock-output-names =3D "usb3_phy_pipe_clk_src"; + + #phy-cells =3D <0>; + orientation-switch; + + qcom,tcsr-reg =3D <&tcsr_regs 0xb244>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_qmpphy_out: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_qmpphy_usb_ss_in: endpoint { + remote-endpoint =3D <&usb_1_dwc3_ss>; + }; + }; + }; + }; + + system_noc: interconnect@1880000 { + compatible =3D "qcom,shikra-sys-noc"; + reg =3D <0x0 0x01880000 0x0 0x6a080>; + clocks =3D <&gcc GCC_EMAC0_AXI_SYS_NOC_CLK>, + <&gcc GCC_EMAC1_AXI_SYS_NOC_CLK>, + <&gcc GCC_SYS_NOC_USB2_PRIM_AXI_CLK>, + <&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>; + clock-names =3D "emac0_axi", + "emac1_axi", + "usb2_axi", + "usb3_axi"; + #interconnect-cells =3D <2>; + + clk_virt: interconnect-clk { + compatible =3D "qcom,shikra-clk-virt"; + #interconnect-cells =3D <2>; + }; + + mc_virt: interconnect-mc { + compatible =3D "qcom,shikra-mc-virt"; + #interconnect-cells =3D <2>; + }; + + mmrt_virt: interconnect-mmrt { + compatible =3D "qcom,shikra-mmrt-virt"; + #interconnect-cells =3D <2>; + }; + + mmnrt_virt: interconnect-mmnrt { + compatible =3D "qcom,shikra-mmnrt-virt"; + #interconnect-cells =3D <2>; + }; + }; + + config_noc: interconnect@1900000 { + compatible =3D "qcom,shikra-config-noc"; + reg =3D <0x0 0x01900000 0x0 0x8080>; + #interconnect-cells =3D <2>; + }; + + qfprom: efuse@1b44000 { + compatible =3D "qcom,shikra-qfprom", "qcom,qfprom"; + reg =3D <0x0 0x01b44000 0x0 0x3000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + qusb2_hstx_trim_1: hstx-trim@25b { + reg =3D <0x25b 0x1>; + bits =3D <1 4>; + }; + + gpu_speed_bin: gpu-speed-bin@2006 { + reg =3D <0x2006 0x2>; + bits =3D <5 8>; + }; + }; + + spmi_bus: spmi@1c40000 { + compatible =3D "qcom,spmi-pmic-arb"; + reg =3D <0x0 0x01c40000 0x0 0x1100>, + <0x0 0x01e00000 0x0 0x2000000>, + <0x0 0x03e00000 0x0 0x100000>, + <0x0 0x03f00000 0x0 0xa0000>, + <0x0 0x01c0a000 0x0 0x26000>; + reg-names =3D "core", + "chnls", + "obsrvr", + "intr", + "cnfg"; + interrupts-extended =3D <&mpm 86 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "periph_irq"; + interrupt-controller; + #interrupt-cells =3D <4>; + #address-cells =3D <2>; + #size-cells =3D <0>; + qcom,channel =3D <0>; + qcom,ee =3D <0>; + }; + + rpm_msg_ram: sram@45f0000 { + compatible =3D "qcom,rpm-msg-ram", "mmio-sram"; + reg =3D <0x0 0x045f0000 0x0 0x7000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0 0x0 0x045f0000 0x7000>; + + apss_mpm: sram@1b8 { + reg =3D <0x1b8 0x48>; + }; + }; + + sram@4690000 { + compatible =3D "qcom,rpm-stats"; + reg =3D <0x0 0x04690000 0x0 0x14000>; + }; + + sdhc_1: mmc@4744000 { + compatible =3D "qcom,shikra-sdhci", "qcom,sdhci-msm-v5"; + + reg =3D <0x0 0x04744000 0x0 0x1000>, + <0x0 0x04745000 0x0 0x1000>; + reg-names =3D "hc", + "cqhci"; + + iommus =3D <&apps_smmu 0xc0 0x0>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC1_AHB_CLK>, + <&gcc GCC_SDCC1_APPS_CLK>, + <&rpmcc RPM_SMD_XO_CLK_SRC>; + clock-names =3D "iface", + "core", + "xo"; + + interconnects =3D <&system_noc MASTER_SDCC_1 RPM_ALWAYS_TAG + &mc_virt SLAVE_EBI_CH0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ACTIVE_TAG + &config_noc SLAVE_SDCC_1 RPM_ACTIVE_TAG>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + power-domains =3D <&rpmpd QCM2290_VDDCX>; + operating-points-v2 =3D <&sdhc1_opp_table>; + + qcom,dll-config =3D <0x000f642c>; + qcom,ddr-config =3D <0x80040868>; + + bus-width =3D <8>; + + mmc-ddr-1_8v; + mmc-hs200-1_8v; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + + resets =3D <&gcc GCC_SDCC1_BCR>; + + status =3D "disabled"; + + sdhc1_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmpd_opp_low_svs>; + opp-peak-kBps =3D <250000 133320>; + opp-avg-kBps =3D <104000 0>; + }; + + opp-384000000 { + opp-hz =3D /bits/ 64 <384000000>; + required-opps =3D <&rpmpd_opp_nom>; + opp-peak-kBps =3D <800000 300000>; + opp-avg-kBps =3D <400000 0>; + }; + }; + }; + + qupv3_0: geniqup@4ac0000 { + compatible =3D "qcom,geni-se-qup"; + reg =3D <0x0 0x04ac0000 0x0 0x2000>; + + clocks =3D <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, + <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; + clock-names =3D "m-ahb", + "s-ahb"; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + uart0: serial@4a80000 { + compatible =3D "qcom,geni-debug-uart"; + reg =3D <0x0 0x04a80000 0x0 0x4000>; + + interrupts =3D ; + + clocks =3D <&gcc GCC_QUPV3_WRAP0_S0_CLK>; + clock-names =3D "se"; + + interconnects =3D <&clk_virt MASTER_QUP_CORE_0 RPM_ALWAYS_TAG + &clk_virt SLAVE_QUP_CORE_0 RPM_ALWAYS_TAG>, + <&mem_noc MASTER_AMPSS_M0 RPM_ALWAYS_TAG + &config_noc SLAVE_QUP_0 RPM_ALWAYS_TAG>; + interconnect-names =3D "qup-core", + "qup-config"; + + pinctrl-0 =3D <&qup_uart0_default>; + pinctrl-names =3D "default"; + + status =3D "disabled"; + }; + }; + + usb_1: usb@4e00000 { + compatible =3D "qcom,shikra-dwc3", "qcom,snps-dwc3"; + reg =3D <0x0 0x04e00000 0x0 0xfc100>; + + clocks =3D <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_MASTER_CLK>, + <&gcc GCC_SYS_NOC_USB3_PRIM_AXI_CLK>, + <&gcc GCC_USB30_PRIM_SLEEP_CLK>, + <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, + <&gcc GCC_USB3_PRIM_CLKREF_EN>; + clock-names =3D "cfg_noc", + "core", + "iface", + "sleep", + "mock_utmi", + "xo"; + + assigned-clocks =3D <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>, + <&gcc GCC_USB30_PRIM_MASTER_CLK>; + assigned-clock-rates =3D <19200000>, <133333333>; + + interrupts-extended =3D <&intc GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH 0>, + <&intc GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>, + <&intc GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>, + <&intc GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH 0>, + <&mpm 12 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names =3D "dwc_usb3", + "pwr_event", + "qusb2_phy", + "hs_phy_irq", + "ss_phy_irq"; + + iommus =3D <&apps_smmu 0x120 0x0>; + + phys =3D <&usb_1_hsphy>, <&usb_qmpphy>; + phy-names =3D "usb2-phy", "usb3-phy"; + + power-domains =3D <&gcc GCC_USB30_PRIM_GDSC>; + + resets =3D <&gcc GCC_USB30_PRIM_BCR>; + + snps,dis_u2_susphy_quirk; + snps,dis_enblslpm_quirk; + snps,has-lpm-erratum; + snps,hird-threshold =3D /bits/ 8 <0x10>; + snps,usb3_lpm_capable; + snps,parkmode-disable-ss-quirk; + + usb-role-switch; + + wakeup-source; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + usb_1_dwc3_hs: endpoint { + }; + }; + + port@1 { + reg =3D <1>; + + usb_1_dwc3_ss: endpoint { + remote-endpoint =3D <&usb_qmpphy_usb_ss_in>; + }; + }; + }; + }; + + sram@c11e000 { + compatible =3D "qcom,shikra-imem", "mmio-sram"; + reg =3D <0x0 0x0c11e000 0x0 0x1000>; + ranges =3D <0x0 0x0 0x0c11e000 0x1000>; + + no-memory-wc; + + #address-cells =3D <1>; + #size-cells =3D <1>; + + pil-sram@94c { + compatible =3D "qcom,pil-reloc-info"; + reg =3D <0x94c 0xc8>; + }; + }; + + apps_smmu: iommu@c600000 { + compatible =3D "qcom,shikra-smmu-500", "qcom,smmu-500", "arm,mmu-500"; + reg =3D <0x0 0x0c600000 0x0 0x80000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <1>; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + intc: interrupt-controller@f200000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0xf200000 0x0 0x10000>, + <0x0 0xf240000 0x0 0x80000>; + + interrupts =3D ; + + #interrupt-cells =3D <4>; + interrupt-controller; + + #redistributor-regions =3D <1>; + redistributor-stride =3D <0x0 0x20000>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + ppi-partitions { + ppi_cluster0: interrupt-partition-0 { + affinity =3D <&cpu0 &cpu1 &cpu2>; + }; + + ppi_cluster1: interrupt-partition-1 { + affinity =3D <&cpu3>; + }; + }; + }; + + apcs_glb: mailbox@f400000 { + compatible =3D "qcom,shikra-apss-shared", "qcom,sdm845-apss-shared"; + reg =3D <0x0 0x0f400000 0x0 0x1000>; + #mbox-cells =3D <1>; + }; + + watchdog@f410000 { + compatible =3D "qcom,apss-wdt-shikra", "qcom,kpss-wdt"; + reg =3D <0x0 0x0f410000 0x0 0x1000>; + interrupts =3D , + ; + clocks =3D <&sleep_clk>; + }; + + timer@f420000 { + compatible =3D "arm,armv7-timer-mem"; + reg =3D <0x0 0x0f420000 0x0 0x1000>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x0 0x0 0x0 0x10000000>; + + frame@f421000 { + reg =3D <0x0f421000 0x1000>, + <0x0f422000 0x1000>; + frame-number =3D <0>; + interrupts =3D , + ; + }; + + frame@f423000 { + reg =3D <0x0f423000 0x1000>; + frame-number =3D <1>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f425000 { + reg =3D <0x0f425000 0x1000>; + frame-number =3D <2>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f427000 { + reg =3D <0x0f427000 0x1000>; + frame-number =3D <3>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f429000 { + reg =3D <0x0f429000 0x1000>; + frame-number =3D <4>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42b000 { + reg =3D <0x0f42b000 0x1000>; + frame-number =3D <5>; + interrupts =3D ; + status =3D "disabled"; + }; + + frame@f42d000 { + reg =3D <0x0f42d000 0x1000>; + frame-number =3D <6>; + interrupts =3D ; + status =3D "disabled"; + }; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + + interrupts =3D , + , + , + ; + }; +}; --=20 2.34.1 From nobody Mon May 25 01:59:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 164304A2E1E for ; Tue, 19 May 2026 11:22:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189736; cv=none; b=lGJxaNFveOkxJWJvW45lyO+R++wfQS6ES2EDBG0RX49wAt7wIWThli2zBo7qlImFLCIttTzT0m4/q2fZf7Ohs4ELZ5v76CI2+c5Cbt0qBC4j+LDVVhj5Cb1vOu2ZI3CujEufgzZ8xkvCeixnjxMET/1z1ntiIRDWzkDmhCaQF10= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189736; c=relaxed/simple; bh=ROfWYzqfLTfeWEuSE0CQdQnZtXIf2oyWevn96M+Mxqo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DBLbYoUmIpTqebt9iQPLEGxuMF8bXOIIJpzj/reaWcsapReQO7PuL0CDTBbSYUyRMZyAk5PL5I1TWOI9+hCzs7iUnumvItRnkVOBjq7Pm0rTs1Swk+V/TKE7nKmThUuqQkkVR6vLdTpMp8W0u8NV8ub29dQL+c42VRbDMPvZbeI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WnTob3+M; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=NAiVWFS9; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WnTob3+M"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="NAiVWFS9" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64JA37mS1392968 for ; Tue, 19 May 2026 11:22:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= IfCZBMhzSxU+6bFyzhG5aUVHXkjtGzqCHGeI9Odt9/w=; b=WnTob3+M2nl9fu13 YqmnFopwWZ4Uta0SKpMeP4yYCkLcSl+3NGgkbQI8ZQIGhaepN2/BLVsDOK0gkv/W MadvYwIj7OcxqJ+WFmWCQUYGwez95sHcaMdSqlvB74Rxt8bGp3uG1eIeBWXdMNEN vasCf0vMLg+s6fJD1TMQgLixZbSNNCLN1uOALYkVXyDvh4t9ETjTmgt72+6QUVRw 2ocXhyH9k3gXRjX9d8ig446PBNvusNm0QbFJ1A/hUx9jX0XGitrCOjScvHvqwOki 1fwBiBvEwT4ou0n6YkN2aSrXolcgxOuiP1IqB5Wb5FfsYUrGyqzwDLFwm5z2OAxH byuFkw== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e8ns489vn-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 19 May 2026 11:22:11 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-3662e7756f0so2649377a91.1 for ; Tue, 19 May 2026 04:22:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779189731; x=1779794531; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IfCZBMhzSxU+6bFyzhG5aUVHXkjtGzqCHGeI9Odt9/w=; b=NAiVWFS9Gf/ClcganLy2iOBYB/oC1UBCb1BqlZLWT9MNmEJZbJs3FTIq/3JNItJXVT muX5di7jSZIYX9LMDg/tYws7UTKW3eY/W1IFvtA+9zS+MmawBUvv80udl0rDD2Wj4lWJ nWP0QCp1t6OaQejten+O6ch0E4Dapkw91IUlc49vUWl9+Bx0Os2AQ0l2dlXr6FoblvVL 2tz7rohPbDEOsGjHWEZ6npOXANrQrFELXJRFz2ZfNsokC+QxSmoU9nObvLyC3Y5jPmnK 1cJS3+uBHzj4sfqEIhamL1dHMi4ihhapqVbgDd1XLBQB9oyiLK6B4EbAic78ri8xFrkw 5WDg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779189731; x=1779794531; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=IfCZBMhzSxU+6bFyzhG5aUVHXkjtGzqCHGeI9Odt9/w=; b=NcrNH984NtosibQg23gGRiUDSczpeAFDu47SG9pJ7u7iJ1vSrVRhJAH8gVuw9FhBUV dxxV/hqhoQkV0V9FyBOUip71AAVYh2omdPbVARzU01Dny6L/k/pLaSSTs78z22mIzkVt 261KwDluVXDzviItINhqzo6krP9fYEkALC8chxWARAuFrfESaeUSTnJDnP5rn8V165KW EzerDR5UoXUJO6KscUpM9y2NmlTpeQB+NZAkFN0D9cdzk+/d9WUEsMp9aYMOuXuKXMuC Fm+2KRhTVPM3ikjokiI+tX53Kl0TVx/ZvVbRaC/VV/jb8ipj5RSiH9pkVGmbAAo1u4+M 1+hg== X-Forwarded-Encrypted: i=1; AFNElJ/ThrqLkgAFbs9hg17ardZ4gzHL6ZEEmYgPSp1bt4cMTlftnjX8886XvM/zjFVhF/4AqQnWTIeokHw8yYE=@vger.kernel.org X-Gm-Message-State: AOJu0YxZ+EGQBJKMZQ+gokDE9qkgXsr74q3nenOwr8dTPt3YVPUWtp2d Io5NI73aRK5N4Yeq6kbx9Pvt8MfAm/mWLVXCfvSDYWih60bSSQFtQQu9l4q4NmR2ppL/6rS2DuZ zQBFqFBg5r34GBzdDZSiwW+MXktDj6w+7aABhQhERElMCn69IEx2uy23tgRJURCZnhlA= X-Gm-Gg: Acq92OHepx/+Kmtm6bfEcdwKCE3lWVF2IDiwxezi3aNJUiDdoUaMN3DmzVX1UVhGFB1 QkRrh1nQbr4lGl65aN2UQ+L+UZM9hWW1BztiB+btFoTGkfv7yiOokrxPWnogJBmakZ8Hj4Bxf0i yiSyRce+mfhNLrfr9E6R+GCRbdtNvjkrTXAxeuaYvWcM1Yi1bHNzGt1TzfG26pGZulLTFkVGB69 hyiLXFhgefcS6g0I2HphiMzNivKi+7OpeLozwOUN02SCaIYL/Cd+tA/9SeDdpGNi3/nvhqPJJt/ QqgYyJGDQurATkCLY7FXxBn5RU+eHM6fekUCzCSuCIT1OHUEkekhAMrOM5GCWOaAw7V3bDPDloN CaYojiLABcR/N0Eg+oS7QhDw+zOIHDwzlSVjmVW0ta0HJHCw= X-Received: by 2002:a17:90b:5110:b0:366:1c9e:99b7 with SMTP id 98e67ed59e1d1-36951dd286cmr19479018a91.25.1779189730754; Tue, 19 May 2026 04:22:10 -0700 (PDT) X-Received: by 2002:a17:90b:5110:b0:366:1c9e:99b7 with SMTP id 98e67ed59e1d1-36951dd286cmr19478978a91.25.1779189730169; Tue, 19 May 2026 04:22:10 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5cfe78b9sm192743605ad.43.2026.05.19.04.22.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2026 04:22:09 -0700 (PDT) From: Komal Bajaj Date: Tue, 19 May 2026 16:51:23 +0530 Subject: [PATCH v2 3/5] arm64: dts: qcom: Add Shikra CQ7790M SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260519-shikra-dt-v2-3-c01b90fb4395@oss.qualcomm.com> References: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> In-Reply-To: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Rakesh Kota X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779189702; l=3493; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=ROfWYzqfLTfeWEuSE0CQdQnZtXIf2oyWevn96M+Mxqo=; b=pP3MfIHGhn/2oScZhcEZ5nSDWVAT+MjrRFL+l++qEoyV2NLrC91s2HU+2wfbjUJBflxtID4b6 GO7T2+s7/HFCQdZ5ob9rgpy/+9aEd3YuQE0d14egoVbvmn8RILw7tki X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE5MDExMiBTYWx0ZWRfX5ULKPKDjEufK +h1L8r0IOrkP0rzyABK3agggIYrljIuN2PHQvuOKeqzqIzt7DeBK4P9YR7pIW6eevXdlkphrQEh H/z1ylQT6NKvQvsoZUrqYhlz5y4Mvl5zPOEWOUptlPhE9bpBGPw68mezi2HQkYpZd5XVHqF0/mv l1PRB/ZLEN9UfJ75TY3S/MVoG5DHhk3cJSVqSoPgOfAv/X9xBo6jn2zA0mU950ruL5/AO5Tf9qL zrQxs8yeqgXRuYlTWx0KbmNlRFBintmN1CcYlh4qd/6OqY7Ma8EiV80mtsUX13iUu8iIPVadP+3 a140ViQjxZDgxQE0HS7Zm3pMNARhuNrU0ZHkE/thNuYpGpeg+788JP/fp91DDgiGzq8G7wdNBuR do2zMfblbFdKUjiz53R+DHLDDRmBj7lJygCQzwcRWvgW4dnN/p1qSdw6bJPif0F9tvR18vA9NNL gzkMBc+UwZnbXQix8fQ== X-Authority-Analysis: v=2.4 cv=F6dnsKhN c=1 sm=1 tr=0 ts=6a0c47e3 cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=yuh6J1mAL7zzRkeivMgA:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-GUID: ijpEHDPuH0nMzDoXR-VTlcDtZSH-wFgt X-Proofpoint-ORIG-GUID: ijpEHDPuH0nMzDoXR-VTlcDtZSH-wFgt X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-19_03,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 bulkscore=0 malwarescore=0 lowpriorityscore=0 priorityscore=1501 phishscore=0 clxscore=1015 impostorscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605190112 Add device tree include for the CQ7790M variant of the Shikra System-on-Module, a compact compute module integrating the Shikra SoC and PMIC for IoT applications, designed to mount on carrier boards. - shikra-cqm-som.dtsi: Retail SoM with modem (PM4125 PMIC) The DTSI includes the common shikra.dtsi and adds PM4125 PMIC regulator definitions specific to this variant. Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi | 112 +++++++++++++++++++++++= ++++ 1 file changed, 112 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-cqm-som.dtsi new file mode 100644 index 000000000000..401e71720519 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-som.dtsi @@ -0,0 +1,112 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include "shikra.dtsi" + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm2250-regulators"; + + pm4125_s2: s2 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm4125_l3: l3 { + regulator-min-microvolt =3D <624000>; + regulator-max-microvolt =3D <650000>; + }; + + pm4125_l4: l4 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l5: l5 { + regulator-min-microvolt =3D <1232000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l6: l6 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm4125_l7: l7 { + regulator-min-microvolt =3D <664000>; + regulator-max-microvolt =3D <664000>; + }; + + pm4125_l8: l8 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm4125_l10: l10 { + regulator-min-microvolt =3D <1304000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm4125_l12: l12 { + regulator-min-microvolt =3D <928000>; + regulator-max-microvolt =3D <975000>; + }; + + pm4125_l13: l13 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l14: l14 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l16: l16 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + pm4125_l17: l17 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm4125_l18: l18 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l19: l19 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2960000>; + }; + + pm4125_l20: l20 { + regulator-min-microvolt =3D <2952000>; + regulator-max-microvolt =3D <2952000>; + }; + + pm4125_l21: l21 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3056000>; + }; + + pm4125_l22: l22 { + regulator-min-microvolt =3D <3304000>; + regulator-max-microvolt =3D <3304000>; + }; + }; +}; --=20 2.34.1 From nobody Mon May 25 01:59:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 80D384A341F for ; Tue, 19 May 2026 11:22:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189740; cv=none; b=TWbYR3tWfK5j3E/PHFMfkp1iqDAIbs41EDtcTliHJSYIpu907gjyyI8j7gBxJZxRsQxqJy2jjOgPxxDwjY6Y0lIX8hoaO8Y8yrNZvlhmoU0DvIyWMwKYQ3k2Bu37SF6U0ehAKZYV6ycq1UHH9EpW8DslkPfmHn61N0My0JpIXko= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189740; c=relaxed/simple; bh=JUEXjiXpIktTHbarzyKyF4Q45ihGQ06q9JmKCLzg9Yg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mOzenqCwkrT6tfsjANHMrqaNlZfMjJNU45U1eRqSxYcEHNxkayCY/rgkF//my0sz/+1t38tnIwAV/Albq1nW6XsMDlaOmHylJHdHsGXs93OFeiszFoqmeO9Hi4Lqwr13dH8XKV8SByAAHWmMxVl1k5/94baT7ntm2P2u3pMUKnA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=b6W7fzZc; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HJVWKD6L; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="b6W7fzZc"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HJVWKD6L" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64J8EEww3612431 for ; Tue, 19 May 2026 11:22:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= C6TFAV79DECQ6Z78fc32YOmIJytgUn5/nHkh9q/ori0=; b=b6W7fzZct1x/vio4 PDpAdBzHCI+tSQcJJ0K+56gQKCvKq6Nu296nPMIeu5tjuTVlIarglx0oj4LTm1d8 yETTbg1vJDzJgpVfQgUw+UJaosrs+f6hZP17oP97RBY7Tlq4WTTkEQRjKhWU3DPm de3tZ0PREcOwiv1Y3EKC0zY7J1MhWsvREwYveNwuJebpE3kSwxO3wjZh6ZP9Kdme buNEiVJaynjQFBhEInLQiNIqlUGT1+iCmW8xMNqQoxKiteMsPiLlWS7fGNvfeFiW J5ciR9+VJ4wG5NeAe+9hBlhXtZmXMRsJsV2C920zTw6g8MBnhwqPQ7NIMtc9ZYD6 aX7spQ== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e8m64rsc0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 19 May 2026 11:22:17 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2bd00a65673so25171505ad.1 for ; Tue, 19 May 2026 04:22:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779189736; x=1779794536; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=C6TFAV79DECQ6Z78fc32YOmIJytgUn5/nHkh9q/ori0=; b=HJVWKD6LSTdrF1rgm+FvULbZl/bvuqoENcuEmCl4PzB0HoUgFe4CzQiiTBzG9clNcm /tbWFADZ2KOf/3sY7fWyPGZAlFmdkTWEzjK1WgKl0XJkHDi7C69dL7a1+krOQvm54yhC MeLbaitINJ/XnHJclaohLHbxfK1OOeboT6uiw91/9eKQS5StzEzq849oSvSRuItpjNN5 tzFJtP9FAkUKdZR7YROqivr8rKznFbrYhPYGxHGKj/3LBGKDwzbuhwUo9930i+lWc44U MNKM+TToBTdhoVsJIB0W88TGrAKFhFenO1/GtHhkjepcM8aTF/RxAsgMr6pgNp0bcqOW IzUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779189736; x=1779794536; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=C6TFAV79DECQ6Z78fc32YOmIJytgUn5/nHkh9q/ori0=; b=XT4dvw6mdnamjHpb6hNPK12KUbyOxBgJ2b9qG3bMorLErgeF/2Y4Nm735XoRku10OH znmtC5AuIRZIoL486P5ljgxrValjZgeok1nxjkpaybI8ghqiHRIwi/usyhDqgKe+tMW6 hFIShu+GDyc/2daTIz5QLDbrGqpTt49X5niwNkYYFjUpUMtQFvndiYnRkkP+6iz0X30D yXvnMDI7W2RdIPMD/qPlSvb2cyUBDkuAPmexCom7DvgvfSAqsi78cI8HGRxhBMg/BJ/o TudQH8CaDoFby/TbPWsrvJEqkuBM7YFAHks6UQK6YpE/KG1vRe7IFjM1OJ4+VRjWw8BR z76A== X-Forwarded-Encrypted: i=1; AFNElJ8NVhsnA23vH5lpBbb/gp1mBjLnzFf7YtPrDzskYt+yiLr90p9ZkgrNgEQRj/z5bgpY1mHemOwGsaqxf4U=@vger.kernel.org X-Gm-Message-State: AOJu0YxF6rA+Vrc9bS9lNbbHGE9Ns7ebKPMqAMZA6BKKKTSmf9X+UbLs vfpzVxuHC0aBHEI30yG/TXpqBMCU0FVi8u3QG4cEfspDf6+rgaD5bfMTokW3HXKsvneavRMVakH TxXJClLhf4R8Trz1Rnf3ABK7VSYYCfSoV7szAWse4d8Lif5VAqTo1MueEKhxub00n7EM= X-Gm-Gg: Acq92OHG0DZPGBNcg7zD3gMMJUStbFGVKZZ2kKRKtUSf273DVDw2//abaig0wrYS0+S E8WJrLIlQDQlR4VKYrH8qZ2rAqPyltD+I/GPNV+qlJH+2wjEcjvgXyBRU0M6X24F6LRnbARWKP3 yHyWG1cEmR238ia0rasuYEg9NAUfIdX/e5yB+4ng9OoLUr4pmOjGaDI1YcRcXAuET3tSn1m3yrO AwLwHUrwepTO2NT871h+pYR+/1TKVknxCsUWISN9RrF4q/m1Yp9diMh3ZSt/2Q2UvfHfA4Fqd85 40gVyBSq7yQvieT5GFGLQwBeP8AuaZTiA87qahelf3qZe5iRs3Iq5h4k8SVos70wmYNS2NAvMoN WC9mvmGfFA8rlEbBDCLthXryibRdeFDqgibhr X-Received: by 2002:a17:903:78e:b0:2b0:4f16:22f7 with SMTP id d9443c01a7336-2bd5277b510mr128237365ad.16.1779189736234; Tue, 19 May 2026 04:22:16 -0700 (PDT) X-Received: by 2002:a17:903:78e:b0:2b0:4f16:22f7 with SMTP id d9443c01a7336-2bd5277b510mr128237085ad.16.1779189735693; Tue, 19 May 2026 04:22:15 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5cfe78b9sm192743605ad.43.2026.05.19.04.22.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2026 04:22:15 -0700 (PDT) From: Komal Bajaj Date: Tue, 19 May 2026 16:51:24 +0530 Subject: [PATCH v2 4/5] arm64: dts: qcom: Add Shikra IQ2390S SoM platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260519-shikra-dt-v2-4-c01b90fb4395@oss.qualcomm.com> References: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> In-Reply-To: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779189702; l=3729; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=JUEXjiXpIktTHbarzyKyF4Q45ihGQ06q9JmKCLzg9Yg=; b=qs1bdAnb5wYepzdCe+VQK/Bw8na/AoGH5qmjUbKFj06jHlEKXg8jbV3qMQuxgxIuDJL1Av4ow 5CAsfjjrturB0vjjQUSf1U//khv8TCu7fJJ6+hHjeu9pwE2x8yVVGUm X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE5MDExMiBTYWx0ZWRfXzt3Wd6AiucV8 tu2qr2LiHFKpfUHnmMcbN0HdLDSACTn6NEUDvOXPF6x+edF16aJDalDDUeV0RDtrNQpr9w6FAtP jS8OTYOK8I7x+/033BPHACVmGFi4tnRD5qzxlriN1hFwErlJ78yke1mpF5hJg+3aRhB//ZFy477 /OMmSprl8H6idn3orekQp3NbGbtMq+ThqM53zdQOeSaPczxsIvOwCtCdb8FLVBHfP3O8BzlbUmW 31A2mH5f9SwVy1uZPNehsx7HFszCiZt0Q/DevZLIA7V3CdNBZKgiqHrqyymKfiEK/sI+EeU4YDQ 6ib2akAukQBN9pYLwgHZRuBsk8TBtH9dbZcBB1FYRb0AwcyOQf09Mo9UZBRUVjUWOmCUKbAIlyY GofbdHU/DIAMR8/R/JNVpG6SYaoYpJ8WIZBZWUuJVEOC3/tBXxzH2IOQI37rcDDXZS+jDkGku1N tzV0yBrpWRroLQyTZLw== X-Proofpoint-GUID: fQKNxhww1mRJinPl_aZoviPdPlM7i2MD X-Proofpoint-ORIG-GUID: fQKNxhww1mRJinPl_aZoviPdPlM7i2MD X-Authority-Analysis: v=2.4 cv=J8aaKgnS c=1 sm=1 tr=0 ts=6a0c47e9 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=0jgzHgEHJPmc57PvYrEA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-19_03,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 impostorscore=0 malwarescore=0 adultscore=0 spamscore=0 priorityscore=1501 suspectscore=0 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605190112 Add device tree include for the IQ2390S variant of the Shikra System-on-Module, an industrial compute module integrating the Shikra SoC and PMIC for industrial IoT applications, designed to mount on carrier boards. - shikra-iqs-som.dtsi: Industrial SoM without modem (PM8150 PMIC) The DTSI includes the common shikra.dtsi and adds PM8150 PMIC regulator definitions specific to this variant. Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi | 127 +++++++++++++++++++++++= ++++ 1 file changed, 127 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi b/arch/arm64/boot= /dts/qcom/shikra-iqs-som.dtsi new file mode 100644 index 000000000000..2495e1aef1a0 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-som.dtsi @@ -0,0 +1,127 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include "shikra.dtsi" + +&rpm_requests { + regulators { + compatible =3D "qcom,rpm-pm8150-regulators"; + + pm8150_s4: s4 { + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s5: s5 { + regulator-min-microvolt =3D <1574000>; + regulator-max-microvolt =3D <2040000>; + }; + + pm8150_s6: s6 { + regulator-min-microvolt =3D <382000>; + regulator-max-microvolt =3D <1352000>; + }; + + pm8150_s7: s7 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1200000>; + }; + + pm8150_s8: s8 { + regulator-min-microvolt =3D <570000>; + regulator-max-microvolt =3D <650000>; + }; + + pm8150_l1: l1 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l2: l2 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <3300000>; + }; + + pm8150_l3: l3 { + regulator-min-microvolt =3D <312000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l4: l4 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <975000>; + }; + + pm8150_l5: l5 { + regulator-min-microvolt =3D <788000>; + regulator-max-microvolt =3D <1050000>; + }; + + pm8150_l6: l6 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l7: l7 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <2000000>; + }; + + pm8150_l8: l8 { + regulator-min-microvolt =3D <1150000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l9: l9 { + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1000000>; + }; + + pm8150_l10: l10 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l11: l11 { + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1304000>; + }; + + pm8150_l12: l12 { + regulator-min-microvolt =3D <1650000>; + regulator-max-microvolt =3D <1950000>; + }; + + pm8150_l13: l13 { + regulator-min-microvolt =3D <2921000>; + regulator-max-microvolt =3D <3230000>; + }; + + pm8150_l14: l14 { + regulator-min-microvolt =3D <1700000>; + regulator-max-microvolt =3D <1910000>; + }; + + pm8150_l15: l15 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1900000>; + }; + + pm8150_l16: l16 { + regulator-min-microvolt =3D <1504000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l17: l17 { + regulator-min-microvolt =3D <2700000>; + regulator-max-microvolt =3D <3544000>; + }; + + pm8150_l18: l18 { + regulator-min-microvolt =3D <400000>; + regulator-max-microvolt =3D <728000>; + }; + }; +}; --=20 2.34.1 From nobody Mon May 25 01:59:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EE49492519 for ; Tue, 19 May 2026 11:22:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189747; cv=none; b=UhdXhTyRaLG7FBhySzLF2UNr4/q0c5SQPYz3jDuFByxOVUxTJFR3Vr3lzCI4x5D5cgJ/b74t8Q5mx12npmpyaGfVjGU8oZ2TcbkDpPtuQBkrpYuIFwNw998V7jgTs77VfSnZ5CnkKU8NeFQmgi+WPzDV8nt45grD2weDo6eMQDQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779189747; c=relaxed/simple; bh=ap6K6k+El5tekEdZ0WngKg85WSbPGb7xvWPETREbYMs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hzZcCvC7SRKIuPCcSXcjKSLeVBAqVa/tWTv+abx/tdG2YSfXXjYnIrl6WGGu5fwTq3Nw4ttdktvHmmY0aPluAR6VPxkqT8KEiWt30pdZE/5akfRqVfbLqyZFJ41FALRbJe752cxGd5RJdcfDBzYLIpj3SNCp/yUkKhGOdfM2Nig= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kdIQ7J+s; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=GlZFU5wp; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kdIQ7J+s"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="GlZFU5wp" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64J8EIHo3612469 for ; Tue, 19 May 2026 11:22:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= F8zXM5n/Ky38SDCu1iW/JnWkDQ8dWlEoAId9HPk/6+M=; b=kdIQ7J+sPKSis0eu qtB+1DlhpbeYGGCnDOzniDK2f1sV0dK8E5OkpIsrrlKudmZ1rKhgE79w/Exe4pEa wLP68Ey945CQ9egxVoiBkWU+Z2Qy0BVpOFJzB0NUS21tnR4s6enWAfjIxiyIj9hQ GutFwXhYPJsf0ZejqqQwRe2DyATO3vsjBcrwgNFOnI3ggqF6dDKaafjXcnB9A45x cEbEbQj6dhE7+OI4TQLD2koHqljU78bxJrA2dt/CChlwPj7J3nF5oxxFtx9SoXjm 8doSiGksLkOkUouHXecniGvOQBt1D04jQJxjjY1Io9xkQfOstfFMDx5cXkRpmQtl OQ60RA== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e8m64rscj-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 19 May 2026 11:22:24 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2bd6aeb3637so88006345ad.2 for ; Tue, 19 May 2026 04:22:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1779189744; x=1779794544; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=F8zXM5n/Ky38SDCu1iW/JnWkDQ8dWlEoAId9HPk/6+M=; b=GlZFU5wpvB+bRP2kWH8G5NojRgdTnUj2Sw+H5mAqtYZSpVjoDnJEcRq6jZqIBLGH3m w85UNerJ/yd51pPEWXj2bWlA84H5kuiy2iZW8k3VF6wp9FVFg9gWS06vff6YN6nfibhI zoXvFhAPEmLBZ83Y56UYVKQiphkEiQcLCI0c4MgjZLDqkLVnNhKXdXtxptHQMxzRGSou Y333QSdjPgk2u+NkFi/SnfIfDpDY7ghIUTstlTKDbK+Z8kGmhUdncRy8XSN7ki9uOqWB pAEqQRTyo3pIHjkYOjd1J1p5GGbnNzae8hE6yWspVqrA1Fpat8r91NUNiQ/TCydWH0up CXfg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779189744; x=1779794544; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=F8zXM5n/Ky38SDCu1iW/JnWkDQ8dWlEoAId9HPk/6+M=; b=PZTcDEPHUJNGBxLmVbrnA+5sZn3LY88AC1fCyv5CN/M14oGs5D5cRPGd7Qx2P8MjhL rLDI+Y45IcbOk3tTLcu0xfmaoqNh2DqOZ6ISyGwC8jlY2BEHBHgJqPbdViepl7bgewEi sg1ldnNwROOPW3Uy1n6hByF77j42uuuDQ6UrmYN0uMWqj8hnzf2ygXEA9r9E/gAwtEng 5FsfKNVQFt0st9iuxPC8IBtA83PQiEhvvU/nnlDUqTR69Qd7DErCd9PkzUfH4ZKL1p+/ dZna/XnlBCOyJZh7FkAvivlhLn/mccibtKi9EsVTvIbfoHYfJ5VHKkxC3Bj8KHt08uVc AmnA== X-Forwarded-Encrypted: i=1; AFNElJ8UiU11mKSSwwH5sfk35pUoGvcIP+3qcZGNkvwxevgnx1x/7kCu09G04P/hRp7z/UyxaiKYS4ePtnNPU7Y=@vger.kernel.org X-Gm-Message-State: AOJu0Ywm92XwF5dBkLJoOtSy02kBLxac8L2geT9beCfC+OthsvqxX6LW nqjQsuXgEpvqsukLCYES7dOrHxSt8qvTgC/zABLbf5WoSBB5FEhzMSRxghj4vsvFX6O0zJJa/Qi tFPedUV+JMA0ufdRRU7KSz7eE+1SQet1PxWGm4gKgb5Uk85PpCy5XALcr2oCjdMFLkfE= X-Gm-Gg: Acq92OHPXAqcSsSwvwEEvZ8H9j4pNe4zi2CmM35iiRG+0D7zDAhTRlti5xFqnKlHzZn XRoTMTbtiWkx0JzGhZwfhSM8YCrRQ4YKUVEyPuErW3NkNkz3mx1EoIZulZJ7WlgjHDHAtQkVEK2 DAsHNoohIgzcF3P4/l5Vw8/wD2/qzn6a1S2IIYAgbGXYnaBP8kgx15gdp3LCAvOAjJc91/BQf0+ Vo4NTsQckps1DwkwYdiBhj7fks7K35Bqg8E2MhMyTpy3xcYIjhUzjsljK4hcLXmf92rXbF4LVoE QW0tXq+9aj0d7jynSd3Op5OL2KQCIx/awLboxjTEvrvoPe+psNdACf3g5tKoGL3xgouTQ/ek9QZ hCeYW/wB17RVFU2xEVRke/JqD0vTQ9dl+b7VA X-Received: by 2002:a17:903:15c7:b0:2bd:e5d4:dc63 with SMTP id d9443c01a7336-2bde5d4dddfmr93412515ad.26.1779189743644; Tue, 19 May 2026 04:22:23 -0700 (PDT) X-Received: by 2002:a17:903:15c7:b0:2bd:e5d4:dc63 with SMTP id d9443c01a7336-2bde5d4dddfmr93411975ad.26.1779189743113; Tue, 19 May 2026 04:22:23 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5cfe78b9sm192743605ad.43.2026.05.19.04.22.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 May 2026 04:22:22 -0700 (PDT) From: Komal Bajaj Date: Tue, 19 May 2026 16:51:25 +0530 Subject: [PATCH v2 5/5] arm64: dts: qcom: Add Shikra EVK boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260519-shikra-dt-v2-5-c01b90fb4395@oss.qualcomm.com> References: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> In-Reply-To: <20260519-shikra-dt-v2-0-c01b90fb4395@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vinod Koul , Neil Armstrong , Wesley Cheng , Ulf Hansson Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-mmc@vger.kernel.org, monish.chunara@oss.qualcomm.com, Komal Bajaj , Imran Shaik , Krishna Kurapati , Monish Chunara , Rakesh Kota , Raviteja Laggyshetty , Sneh Mankad , Vishnu Santhosh , Xueyao An X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1779189702; l=7354; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=ap6K6k+El5tekEdZ0WngKg85WSbPGb7xvWPETREbYMs=; b=BL5R2cYROSTNoSWRlEWSIDuNeVH8iehb72h9ietIocAXf1LTsj8Hu7tk5/FTrSlUS08YYCdjM 5ajch33RejfA7R+UnSKgjCJPqWyaQXgDoQUXnym5ehqjR1nrRTi2wYc X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE5MDExMiBTYWx0ZWRfX5PMVaUSWTUZp do6aCIzgI8n9xYNCAezx3gqPCrnK0s7KnOX6YdhIOR3ncpaER+FcLiHuSpyg2U2tcxOEiP2qltx DFUwF0UthHZJOJGO0PkcIF1unUvjyzgV+1MA28Kh51xj+miNR16QLOd48gZg+GcrvrSL84srWKS Pg/omO0qyqxdU0WTvMGHuOVxgvNbwTW0a+4UGDVl1B4U4PISXgm7q7U08Ym8D1H7OEo+YuZnvbH PAfyA9Xj4RDVgidQ9pHYZMmvEslHBgP2LNS+Yj9ZbAS7JB8xDrIlCKuoxCxOg4HpB2zAKpCwLmY q6D7C5t2ICbPjW3x/v2Pk2YhdnR8bmF5kVF6WzUZVnu24f4PYkbFMI12NUif/aCNSUUsiVr0Kb3 BbkXAH4cTX5yWOmbGf8WYhG4Ws5envsP4xUTbTpPVtjvIVHIJe1TEW89NkqzVDJkaIWv6evnghB Lk3NkaSGpOokg3S6+oQ== X-Proofpoint-GUID: ec5d4rDyrdZoahLD_xnxzR2QCmJpzqGy X-Proofpoint-ORIG-GUID: ec5d4rDyrdZoahLD_xnxzR2QCmJpzqGy X-Authority-Analysis: v=2.4 cv=J8aaKgnS c=1 sm=1 tr=0 ts=6a0c47f0 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=UVWtEavHwLwq9t59c2IA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-19_03,2026-05-18_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 impostorscore=0 malwarescore=0 adultscore=0 spamscore=0 priorityscore=1501 suspectscore=0 bulkscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605190112 Add device trees for the Shikra EVK platform, which combines each of Shikra SoM variant with a common carrier board. Three EVK boards are introduced: - shikra-cqm-evk.dts: pairs with CQ2390M SoM (retail, with modem) - shikra-cqs-evk.dts: pairs with CQ2390S SoM (retail, no modem support) - shikra-iqs-evk.dts: pairs with IQ2390S SoM (industrial, without modem) Also add shikra-evk.dtsi, it represents the common carrier-board and daughter-card configuration shared across all Shikra EVK variants. Co-developed-by: Imran Shaik Signed-off-by: Imran Shaik Co-developed-by: Krishna Kurapati Signed-off-by: Krishna Kurapati Co-developed-by: Monish Chunara Signed-off-by: Monish Chunara Co-developed-by: Rakesh Kota Signed-off-by: Rakesh Kota Co-developed-by: Raviteja Laggyshetty Signed-off-by: Raviteja Laggyshetty Co-developed-by: Sneh Mankad Signed-off-by: Sneh Mankad Co-developed-by: Vishnu Santhosh Signed-off-by: Vishnu Santhosh Co-developed-by: Xueyao An Signed-off-by: Xueyao An Signed-off-by: Komal Bajaj --- arch/arm64/boot/dts/qcom/Makefile | 3 ++ arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts | 61 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts | 61 +++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/shikra-evk.dtsi | 14 +++++++ arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts | 61 +++++++++++++++++++++++++= ++++ 5 files changed, 200 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 795cee4757ab..3801f280c8cc 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -333,6 +333,9 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-huawei-matebook-e-2= 019.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-lenovo-yoga-c630.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-samsung-w737.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdx75-idp.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqm-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-cqs-evk.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D shikra-iqs-evk.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4250-oneplus-billie2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4450-qrd.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6115-fxtec-pro1x.dtb diff --git a/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqm-evk.dts new file mode 100644 index 000000000000..12eeca84832c --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqm-evk.dts @@ -0,0 +1,61 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQM EVK"; + compatible =3D "qcom,shikra-cqm-evk", "qcom,shikra-cqm-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; + +&usb_1 { + dr_mode =3D "peripheral"; + + status =3D "okay"; +}; + +&usb_1_hsphy { + vdd-supply =3D <&pm4125_l12>; + vdda-pll-supply =3D <&pm4125_l13>; + vdda-phy-dpdm-supply =3D <&pm4125_l21>; + + status =3D "okay"; +}; + +&usb_qmpphy { + vdda-phy-supply =3D <&pm4125_l8>; + vdda-pll-supply =3D <&pm4125_l13>; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-cqs-evk.dts new file mode 100644 index 000000000000..ee460d8c6a87 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-cqs-evk.dts @@ -0,0 +1,61 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-cqm-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra CQS EVK"; + compatible =3D "qcom,shikra-cqs-evk", "qcom,shikra-cqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm4125_l20>; + vqmmc-supply =3D <&pm4125_l14>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; + +&usb_1 { + dr_mode =3D "peripheral"; + + status =3D "okay"; +}; + +&usb_1_hsphy { + vdd-supply =3D <&pm4125_l12>; + vdda-pll-supply =3D <&pm4125_l13>; + vdda-phy-dpdm-supply =3D <&pm4125_l21>; + + status =3D "okay"; +}; + +&usb_qmpphy { + vdda-phy-supply =3D <&pm4125_l8>; + vdda-pll-supply =3D <&pm4125_l13>; + + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/qcom/shikra-evk.dtsi b/arch/arm64/boot/dts= /qcom/shikra-evk.dtsi new file mode 100644 index 000000000000..8b03d4eafa6d --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-evk.dtsi @@ -0,0 +1,14 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +&qupv3_0 { + firmware-name =3D "qcom/shikra/qupv3fw.elf"; + status =3D "okay"; +}; + +&uart0 { + status =3D "okay"; +}; + diff --git a/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts b/arch/arm64/boot/= dts/qcom/shikra-iqs-evk.dts new file mode 100644 index 000000000000..096283ed9b1a --- /dev/null +++ b/arch/arm64/boot/dts/qcom/shikra-iqs-evk.dts @@ -0,0 +1,61 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +/dts-v1/; + +#include "shikra-iqs-som.dtsi" +#include "shikra-evk.dtsi" + +/ { + model =3D "Qualcomm Technologies, Inc. Shikra IQS EVK"; + compatible =3D "qcom,shikra-iqs-evk", "qcom,shikra-iqs-som", "qcom,shikra= "; + chassis-type =3D "embedded"; + + aliases { + mmc0 =3D &sdhc_1; + serial0 =3D &uart0; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&sdhc_1 { + vmmc-supply =3D <&pm8150_l17>; + vqmmc-supply =3D <&pm8150_s4>; + + pinctrl-0 =3D <&sdc1_state_on>; + pinctrl-1 =3D <&sdc1_state_off>; + pinctrl-names =3D "default", "sleep"; + + non-removable; + supports-cqe; + no-sdio; + no-sd; + + status =3D "okay"; +}; + +&usb_1 { + dr_mode =3D "peripheral"; + + status =3D "okay"; +}; + +&usb_1_hsphy { + vdd-supply =3D <&pm8150_l4>; + vdda-pll-supply =3D <&pm8150_l12>; + vdda-phy-dpdm-supply =3D <&pm8150_l13>; + + status =3D "okay"; +}; + +&usb_qmpphy { + vdda-phy-supply =3D <&pm8150_l6>; + vdda-pll-supply =3D <&pm8150_l12>; + + status =3D "okay"; +}; --=20 2.34.1