From nobody Mon May 25 06:40:25 2026 Received: from mail-dy1-f195.google.com (mail-dy1-f195.google.com [74.125.82.195]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 281311B81CA for ; Sun, 17 May 2026 04:24:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.195 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778991884; cv=none; b=eu5Grb4ZFDOHOqorVnIKId3xGCm0mTQG18kI3jcUSPDz+3/EMEIhfMzr4AemD71GPPcQ4TDHIuofXtu9aILvpIuHNFocd/OnzVTY8TDZ7KCTqFPnBzuXVyurfVgc43d+JLdG8y04tmUdRfELgJJxsI1/zOZ7ysKZZoMnWxv4lWk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778991884; c=relaxed/simple; bh=1rxYia3037cjIlXm29nRAcSHf3AsKr5PgrRUxTzwKls=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=NrEur4J59BVfJ5FVKo6G7XixVQ0IBJg+YmWLxoDZjjH4sM/b21+EB9Ut+4+nlFmMWKwhOFNgf3baZ2V+Gn2/cGbzZNQFaCKB+IGS72JQnM3a+PzEmqAF1cwrZRcKCo7cYRdJpNuHmb/YFa4/4T2Og4BnexkOZSEqleWgFkl0k8s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CkIj8ZQg; arc=none smtp.client-ip=74.125.82.195 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CkIj8ZQg" Received: by mail-dy1-f195.google.com with SMTP id 5a478bee46e88-2ef8d6ba48bso528820eec.1 for ; Sat, 16 May 2026 21:24:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778991882; x=1779596682; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=d8n3eAJD8ESNWs1d2EHnu9xgSDw32ShgEg//3WrtNcs=; b=CkIj8ZQgmjUP5i0rgvFl3/aBM2rTKyhXEpIqQImYLW3raiXjQA9cJEzuqAeyTrJUxY 3INE5s3MJJJxty9gTC+5ScPQlGiJqW/TCFuUlYmP5ci8zZxAoEaQUHgEYvhnsGHjriMS KAkQd42nenO3mK0+yR+++ao3QXSQf0VZrwxhdoKSiCWmEuRt/JUfgCqG4z0I5oVL4l5O nnDVE8FqdDZoG6cde9e0I4ZLohgbT9cfx4oqG4w4UiOb7JJaVZodAhGrUOjr7cW7982d gYGCiq5xstkgWvcBDb/EVOQDuoHdBvpoYpS952NbGI2LIVVYmYxQdAcskRR6Elfqo+c5 a4gA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778991882; x=1779596682; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=d8n3eAJD8ESNWs1d2EHnu9xgSDw32ShgEg//3WrtNcs=; b=VhEpJH7jai1me5I9qXrwBDRdloAWScUv9T7rk/UjBWTZq42SNfSq9FLTAer2sHSQ35 D/V4jHnUzhu7oLvlkpRd09oo4iWhYFrLisHOBqew/prgsndO9IqtmoxTroZ5Zs3AXL/X XaiDcBj4EszsFWZVP3IvxAbd8djSXEfIRCUy/2xiWqtOyYi945bA6cluHB5Tb58BS2PI F/iCY/4ZCId/ylR0b09apjcmtYFRFAfYl+KQ3/hkueg3vLSJwhd06UX1EqfFwqVZapXN Hdf5k+MpZsf03wFdh3IOTp9fC6PKKIiFZV4Jj/YyGt4GoWPRC4wfyxx4kemgfp1klsM8 a3zw== X-Forwarded-Encrypted: i=1; AFNElJ8pJgjaPz3nR22L9VbtpYMvJh6uzDVaJ4HVda9k1j2WHdoYmXFPvx5bm9xmKYtu4gyFN3nZaAEn84j0RB4=@vger.kernel.org X-Gm-Message-State: AOJu0Yx1cUJEVUT5A8SAwV5oaR/L2FDWowhaJ2aA5vKUnusf6xxIs+3L tIqinGlwZZbd6XyNFugLVTJ3L0Ae4w55H2pR44hnpe24/ahfU6eTl5vv X-Gm-Gg: Acq92OGktKoOCZ7OiCG6egi/Xmjf5jqV+fyJR01ta23FuMmkLGQdLNQVIobggSkk+dy TfiQKgjZzk7wvAdcBgtuyvPYdfqGu7lTElHz9mK9nVEgLLY8g7aiNxeEfeh9zQalJ4jdEl7Smci 674fSvtb+M61fzeaIix6N8odv6GliVgPw7ZDVi+Dk84V4LzBrHTVlMHGe58w4J5p3O5BIl4HxQ/ tScin47gxTbcyeNCX+UdMO/NN532VCiPhGJPmIkqXSjXJ2iQry0zejx0lEUBj0gXsUb0Y0iUGvI jEceocluFS67PSSkxLFpnD4KmNbnRimhCjsKbZiDCpybPBY4XpTXq0R0hs617gR0L/x9HQgnCbr N1wrrQipP21CvDB6njIw+oEYpClsCj8OK5YciWjIKtGHfYvq4Qz+RfxHGoKkGjTx3klU3te/i34 p84Av+Ks/5H1MMka3/wE0l/ONcpMDQ6nyo1S/iRlQNvdNd25txGYwbdhW8/URFgbFkVVhLsDe+6 tptr2q0E64qJEBwFfm1cT3y6nwzw+mpjylXOnIKRmbHW7llzSn2baKslNIp1I0C0U2EuDtNkZlS J2EctJ99htPMabX/dfCrsJBeafiS X-Received: by 2002:a05:7300:4306:b0:2df:498e:811b with SMTP id 5a478bee46e88-3025fa58925mr6970894eec.7.1778991882063; Sat, 16 May 2026 21:24:42 -0700 (PDT) Received: from ethan-latitude5420.. (host-127-24.cafrjco.fresno.ca.us.clients.pavlovmedia.net. [68.180.127.24]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-302978afdd3sm11218719eec.29.2026.05.16.21.24.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 16 May 2026 21:24:41 -0700 (PDT) From: Ethan Nelson-Moore To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Ethan Nelson-Moore , Russell King Subject: [PATCH] ARM: clean up machine-specific PCI code and move it into mach-footbridge Date: Sat, 16 May 2026 21:24:25 -0700 Message-ID: <20260517042431.288801-1-enelsonmoore@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" arch/arm/include/asm/mach/pci.h contains function definitions specific to Intel IOP3xx and the DC21285 Footbridge chip. This machine-specific code should not be in a global include file. The last IOP3xx platform supported was removed in commit b91a69d162aa ("ARM: iop32x: remove the platform"), so the IOP3xx definitions are unused. Remove them and move the DC21285 definitions into mach-footbridge. Tested by compiling footbridge_defconfig and netwinder_defconfig. Signed-off-by: Ethan Nelson-Moore --- arch/arm/include/asm/mach/pci.h | 13 ------------- arch/arm/mach-footbridge/dc21285.c | 2 ++ arch/arm/mach-footbridge/ebsa285-pci.c | 2 ++ arch/arm/mach-footbridge/netwinder-pci.c | 2 ++ arch/arm/mach-footbridge/pci.h | 12 ++++++++++++ 5 files changed, 18 insertions(+), 13 deletions(-) create mode 100644 arch/arm/mach-footbridge/pci.h diff --git a/arch/arm/include/asm/mach/pci.h b/arch/arm/include/asm/mach/pc= i.h index ea9bd08895b7..ece5283bdaec 100644 --- a/arch/arm/include/asm/mach/pci.h +++ b/arch/arm/include/asm/mach/pci.h @@ -70,17 +70,4 @@ extern void pci_map_io_early(unsigned long pfn); static inline void pci_map_io_early(unsigned long pfn) {} #endif =20 -/* - * PCI controllers - */ -extern struct pci_ops iop3xx_ops; -extern int iop3xx_pci_setup(int nr, struct pci_sys_data *); -extern void iop3xx_pci_preinit(void); -extern void iop3xx_pci_preinit_cond(void); - -extern struct pci_ops dc21285_ops; -extern int dc21285_setup(int nr, struct pci_sys_data *); -extern void dc21285_preinit(void); -extern void dc21285_postinit(void); - #endif /* __ASM_MACH_PCI_H */ diff --git a/arch/arm/mach-footbridge/dc21285.c b/arch/arm/mach-footbridge/= dc21285.c index e1b336624883..5a68b6739ecf 100644 --- a/arch/arm/mach-footbridge/dc21285.c +++ b/arch/arm/mach-footbridge/dc21285.c @@ -21,6 +21,8 @@ #include #include =20 +#include "pci.h" + #define MAX_SLOTS 21 =20 #define PCICMD_ABORT ((PCI_STATUS_REC_MASTER_ABORT| \ diff --git a/arch/arm/mach-footbridge/ebsa285-pci.c b/arch/arm/mach-footbri= dge/ebsa285-pci.c index c3f280d08fa7..797485249d0c 100644 --- a/arch/arm/mach-footbridge/ebsa285-pci.c +++ b/arch/arm/mach-footbridge/ebsa285-pci.c @@ -14,6 +14,8 @@ #include #include =20 +#include "pci.h" + static int irqmap_ebsa285[] =3D { IRQ_IN3, IRQ_IN1, IRQ_IN0, IRQ_PCI }; =20 static int ebsa285_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) diff --git a/arch/arm/mach-footbridge/netwinder-pci.c b/arch/arm/mach-footb= ridge/netwinder-pci.c index e8304392074b..66fedf182744 100644 --- a/arch/arm/mach-footbridge/netwinder-pci.c +++ b/arch/arm/mach-footbridge/netwinder-pci.c @@ -14,6 +14,8 @@ #include #include =20 +#include "pci.h" + /* * We now use the slot ID instead of the device identifiers to select * which interrupt is routed where. diff --git a/arch/arm/mach-footbridge/pci.h b/arch/arm/mach-footbridge/pci.h new file mode 100644 index 000000000000..8616e9fe6c8c --- /dev/null +++ b/arch/arm/mach-footbridge/pci.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +#ifndef __FOOTBRIDGE_PCI_H +#define __FOOTBRIDGE_PCI_H + +/* PCI controller-related definitions for the DC21285 Footbridge chip */ +extern struct pci_ops dc21285_ops; +extern int dc21285_setup(int nr, struct pci_sys_data *sys); +extern void dc21285_preinit(void); +extern void dc21285_postinit(void); + +#endif /* __FOOTBRIDGE_PCI_H */ --=20 2.43.0