From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 84CE447D945; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=eWNkFEBRi1pQ1IYK/GoqndYW/PLsRadZFiKU7p6Vup0LfstJRqWQuAODxGZ3QQfiItL6pNb6TB7C3Z0jVQbTDDsPvUJr4E12uw5hkc2O00kGi+h/9L0J5ARyb3kD7bay3OX7Y2iNP2ULSBzuH1LArB/xrieJh1cHfzZaKle/fbM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=UVgrXu+uvoyPhcAmKsOvJjJdj9hhZ4efraaKIKdixQk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=H8MDllbHTVfndHRHrOBIX4A4CvSgtq1NdIebmVmM0sYqQI8jAnwfbn/MHsTWOL2GJiKCbHueZEcdQIHwwSCZK1YTj+MyQjp8Of+NNemQM8nnRn+yatlC5e6f9ZBDIi5gvUQFJvAaNQ3XFET10CNwbMhY4d/zOJvXhGfaH4SmKBQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Z+k8XO9c; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Z+k8XO9c" Received: by smtp.kernel.org (Postfix) with ESMTPS id 386E2C2BCF5; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=UVgrXu+uvoyPhcAmKsOvJjJdj9hhZ4efraaKIKdixQk=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=Z+k8XO9cAtxKwRoXpvhazb9Lp63bcRRSGxbB7YcrJ8tZDbnFZd8xjsYn5qFzFSqab COHZ52iMofFCbhbC8hhqIkMG7mifGw2rGSIHSF+LmnFL0T8FBL5UxxBeIPPF5tg4C/ weQ8uoT3mjjCoLyQo9plS73FEsib4YkQZvBfUWyvkVG+Y6c/f5iFXuviaSC5N005an OjBEP6tg4EIPXpLgPeFmFIrU348a8ynM9JJ+m0zKHrujctdkTsdJhM2mJOzA4gtBAS aYMbnSw4SCfvxDMUmcvvtlh+KsNJIoeE/MaobFIZyaL/L05k0QZzD+Mk4LNIjx9ex8 H7KUkAGfH9DkA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2AD70CD4840; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:13 -0500 Subject: [PATCH v2 01/23] PCI: Add SNIA SDXI accelerator sub-class Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-1-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=777; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=gT89JbxFXf7gHxa4CFTowkdPFznCptvO0Axhku2MaJg=; b=kJrY7wP5x8dNrEvdtWI+fsvCtk22kgMub2Zu6zDJIptDDotn1uUYjm2lvvjLgLgBJ6QUi3iuY 6LKTVwYCg3fAnsMWtnmyZL61g/octJ+aj2sPZa3qTzZeSWTUmyjH7ml X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Add sub-class code for SNIA Smart Data Accelerator Interface (SDXI). See PCI Code and ID Assignment spec r1.14, sec 1.19. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch Acked-by: Bjorn Helgaas Reviewed-by: Frank Li --- include/linux/pci_ids.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/linux/pci_ids.h b/include/linux/pci_ids.h index 24cb42f66e4b..83ab3f27eb5a 100644 --- a/include/linux/pci_ids.h +++ b/include/linux/pci_ids.h @@ -154,6 +154,7 @@ =20 #define PCI_BASE_CLASS_ACCELERATOR 0x12 #define PCI_CLASS_ACCELERATOR_PROCESSING 0x1200 +#define PCI_CLASS_ACCELERATOR_SDXI 0x120100 =20 #define PCI_CLASS_OTHERS 0xff =20 --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 84C5244E040; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=SXeuga9LjVsM6zlRKivgZ4Ku+m/C4PDTXYM6ZWGzFIAetFz3zhmZcggIcuLvn47fLiDBkCljy71jTSf60XsbQ+T6gBLYxNWxRvST6tzC2Dd60h5+RIUh+1bAKbuPpHFp9kfRs8H/4IZms/azi18q/St88PnlF58DfPDtyyHRrvA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=qPK6UugunlFMoeP+8P0TP368mHmANW2O2gkSeilG6ro=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iHYCaFuonEIYH3Auk/IBL10Mwu+UYeNVAdtAkMsiWE7/SHudxYsom1+IT6SvkEkJLDbOkXXQEpg20ZDVsS6MVt3gOXJy1hJ0wRy4l8pQT/9i7+S2WP932jwORC1+rJTvKzeP2Im4TLW/b+uDdvlGmp+kkWbuWj6RQrhtIV4xUlQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=GfDQf+F9; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="GfDQf+F9" Received: by smtp.kernel.org (Postfix) with ESMTPS id 491BAC2BCF6; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=qPK6UugunlFMoeP+8P0TP368mHmANW2O2gkSeilG6ro=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=GfDQf+F9j5Jgu7MvQ8LLLGsREGlI3KFyJR/SrUuMFZJpZ6dKUxclR59bcspMPSWnV 1roZl2/STNjLF4xrQ36/LPV4jBk0sauzRGVWPEKYmw85tia8fin9xTS14Zs7NotX17 7nDZs5c/pkN5v2rDM5KQdDnSk6VgmGOva1n4WV4sX8HlfnP3bJMAWHC3ELV3o/yeB3 DdV0R0pRXHdMXNEgIl/ldPYbkWmHB4FShHhXJxUG3FtK/uLiA5/gmqKUsHlN02KHyv F+zSkmPeyZiyigqeHqOfB/KvqEUUG/GFppblDZ2gHTa+CmjEkpRKSh66i4p+334P7j f55RFk9hfjttA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3C0C8CD484D; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:14 -0500 Subject: [PATCH v2 02/23] MAINTAINERS: Add entry for SDXI driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-2-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=957; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=J7ULZm7Owlmcwbz490UgcmZhmtYpI8wOv94ro2VxLk4=; b=LAQoINyNUEZxRg5ZG8ZvS2JMKjtR6eRhLp8cZCKgFFc4pd0dcAvCdAIRP9VG9PSGEzBtYanm+ jB88aSHAMURDd+Qshe6y6Q3hdFJPegxwRe5U1j9b5wFoCoFZb5FR0gS X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Add an entry for the SDXI driver to MAINTAINERS. Wei and I will maintain the driver. The SDXI specification and other materials may be found at: https://www.snia.org/sdxi Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- MAINTAINERS | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 2fb1c75afd16..5c6d175a3f42 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -24036,6 +24036,13 @@ L: sdricohcs-devel@lists.sourceforge.net (subscrib= ers-only) S: Maintained F: drivers/mmc/host/sdricoh_cs.c =20 +SDXI (Smart Data Accelerator Interface) DRIVER +M: Nathan Lynch +M: Wei Huang +L: dmaengine@vger.kernel.org +S: Supported +F: drivers/dma/sdxi/ + SECO BOARDS CEC DRIVER M: Ettore Chimenti S: Maintained --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 84D794A13A2; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=GHFqSweSXoOByipiakPKroWpJaRWdLj6wwa4gOTo/fFIPlQv7KRSHNN879YA3SSQA9WmjUCb5F1Kc+17po7IF9F9Gnx2VpHA7wY0w9C8fEQEnWqZLUDYVS3fBgNehzw6wT+/AM5FyUBXjdolLCMR54Kuz8FXW0EaCM8wS7oPLBk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=p6RJfuGgVOjbO2AC07tSsL0VZfxUHgZN+0PancIMbDc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Ilajs4YTo3Vl1WSwMQrBOu+Zsa3bLVqyYBAt6bb/aemv/mQRqciRW5y8uyj0LtaE97o+UyWsgtMDfZjBt4YJTCwd4XzrVfTMj20VK0/OZRFjjbIZ7Mt2tHR949YXrsnbeKQdDbUjqsmEKc4qhyLotG2hRn8iVxGSbsOLbzQ2PZw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=LKJS/g7U; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="LKJS/g7U" Received: by smtp.kernel.org (Postfix) with ESMTPS id 55A45C2BCFC; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=p6RJfuGgVOjbO2AC07tSsL0VZfxUHgZN+0PancIMbDc=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=LKJS/g7UDdLl3gRKvqS+STZmWWL7yrAl4k0uvtI6Dz6sd74CYaS1WB3fSD+39DJpA nmNC4nGfOIvCkW/KFKDgYr5I2ENn2MP+ZgjehFUlp14bDOv3YcvV+BBG0IwOEOKqOm 7hPo8XeuGu5g+NpssEnRKBZLsaLsGhA+a1HvKHVn/3EwuQvVFdwjmCBzqJyV3cB/C/ BcOozrk6uAzXSogXWjZ1/guLrixP8FwaObA65VVf6ZEJlFGVM95L1mPdKda/foJ4jT UDlbwBrPhEjBXOcmEl446voZIoGyVrp51NjGt5r6XrGl1hMSvYIyOZ0pKCRDid043/ 4MVzHJ6MJcknA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4E330CD37BE; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:15 -0500 Subject: [PATCH v2 03/23] dmaengine: sdxi: Add PCI initialization Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-3-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=6987; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=Jr/4QKf8JJOoYOpO1PMCwsIuwzKb0eqSFB9z91gGX0w=; b=iS7K0F3kxuiokKzkHZ+v2FPj9hh3Kvd4IKMybGZRuBR7yakUe4g98s8dXGUlMj4dpqEdlMXsQ +fpM3v3KHchDJnWnKatmiz/0n5Qce0OkyB/pns0ViBT/6/VaYxdLlVN X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Add enough code to bind a SDXI device via the class code and map its control registers and doorbell region. All device resources are managed with devres at this point, so there is no explicit teardown path. While the SDXI specification includes a PCIe binding, the standard is intended to be independent of the underlying I/O interconnect. So the driver confines PCI-specific code to pci.c, and the rest (such as device.c, introduced here) is bus-agnostic. Hence there is some indirection: during probe, the bus code registers any matched device with the generic SDXI core, supplying the device and a sdxi_bus_ops vector. After the core associates a new sdxi_dev with the device, bus-specific initialization proceeds via the sdxi_bus_ops->init() callback. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch Reviewed-by: Frank Li --- drivers/dma/Kconfig | 2 ++ drivers/dma/Makefile | 1 + drivers/dma/sdxi/Kconfig | 8 +++++ drivers/dma/sdxi/Makefile | 6 ++++ drivers/dma/sdxi/device.c | 26 +++++++++++++++ drivers/dma/sdxi/pci.c | 83 +++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/sdxi.h | 38 ++++++++++++++++++++++ 7 files changed, 164 insertions(+) diff --git a/drivers/dma/Kconfig b/drivers/dma/Kconfig index ae6a682c9f76..3d89284e7cf8 100644 --- a/drivers/dma/Kconfig +++ b/drivers/dma/Kconfig @@ -762,6 +762,8 @@ source "drivers/dma/lgm/Kconfig" =20 source "drivers/dma/loongson/Kconfig" =20 +source "drivers/dma/sdxi/Kconfig" + source "drivers/dma/stm32/Kconfig" =20 # clients diff --git a/drivers/dma/Makefile b/drivers/dma/Makefile index 14aa086629d5..371927615c4a 100644 --- a/drivers/dma/Makefile +++ b/drivers/dma/Makefile @@ -84,6 +84,7 @@ obj-$(CONFIG_XGENE_DMA) +=3D xgene-dma.o obj-$(CONFIG_ST_FDMA) +=3D st_fdma.o obj-$(CONFIG_FSL_DPAA2_QDMA) +=3D fsl-dpaa2-qdma/ obj-$(CONFIG_INTEL_LDMA) +=3D lgm/ +obj-$(CONFIG_SDXI) +=3D sdxi/ =20 obj-y +=3D amd/ obj-y +=3D loongson/ diff --git a/drivers/dma/sdxi/Kconfig b/drivers/dma/sdxi/Kconfig new file mode 100644 index 000000000000..a568284cd583 --- /dev/null +++ b/drivers/dma/sdxi/Kconfig @@ -0,0 +1,8 @@ +config SDXI + tristate "SDXI support" + select DMA_ENGINE + help + Enable support for Smart Data Accelerator Interface (SDXI) + Platform Data Mover devices. SDXI is a vendor-neutral + standard for a memory-to-memory data mover and acceleration + interface. diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile new file mode 100644 index 000000000000..f84b87d53e27 --- /dev/null +++ b/drivers/dma/sdxi/Makefile @@ -0,0 +1,6 @@ +# SPDX-License-Identifier: GPL-2.0 +obj-$(CONFIG_SDXI) +=3D sdxi.o + +sdxi-objs +=3D device.o + +sdxi-$(CONFIG_PCI_MSI) +=3D pci.o diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c new file mode 100644 index 000000000000..b718ce04afa0 --- /dev/null +++ b/drivers/dma/sdxi/device.c @@ -0,0 +1,26 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI hardware device driver + * + * Copyright Advanced Micro Devices, Inc. + */ + +#include +#include + +#include "sdxi.h" + +int sdxi_register(struct device *dev, const struct sdxi_bus_ops *ops) +{ + struct sdxi_dev *sdxi; + + sdxi =3D devm_kzalloc(dev, sizeof(*sdxi), GFP_KERNEL); + if (!sdxi) + return -ENOMEM; + + sdxi->dev =3D dev; + sdxi->bus_ops =3D ops; + dev_set_drvdata(dev, sdxi); + + return sdxi->bus_ops->init(sdxi); +} diff --git a/drivers/dma/sdxi/pci.c b/drivers/dma/sdxi/pci.c new file mode 100644 index 000000000000..9ac94d6f8b96 --- /dev/null +++ b/drivers/dma/sdxi/pci.c @@ -0,0 +1,83 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI PCI device code + * + * Copyright Advanced Micro Devices, Inc. + */ + +#include +#include +#include +#include +#include +#include +#include + +#include "sdxi.h" + +enum sdxi_mmio_bars { + SDXI_PCI_BAR_CTL_REGS =3D 0, + SDXI_PCI_BAR_DOORBELL =3D 2, +}; + +static struct pci_dev *sdxi_to_pci_dev(const struct sdxi_dev *sdxi) +{ + return to_pci_dev(sdxi->dev); +} + +static int sdxi_pci_init(struct sdxi_dev *sdxi) +{ + struct pci_dev *pdev =3D sdxi_to_pci_dev(sdxi); + struct device *dev =3D &pdev->dev; + int ret; + + ret =3D pcim_enable_device(pdev); + if (ret) + return dev_err_probe(dev, ret, "failed to enable device\n"); + + dma_set_mask_and_coherent(dev, DMA_BIT_MASK(64)); + + sdxi->ctrl_regs =3D pcim_iomap_region(pdev, SDXI_PCI_BAR_CTL_REGS, + KBUILD_MODNAME); + if (IS_ERR(sdxi->ctrl_regs)) + return dev_err_probe(dev, PTR_ERR(sdxi->ctrl_regs), + "failed to map control registers\n"); + + sdxi->dbs =3D pcim_iomap_region(pdev, SDXI_PCI_BAR_DOORBELL, + KBUILD_MODNAME); + if (IS_ERR(sdxi->dbs)) + return dev_err_probe(dev, PTR_ERR(sdxi->dbs), + "failed to map doorbell region\n"); + + pci_set_master(pdev); + return 0; +} + +static const struct sdxi_bus_ops sdxi_pci_ops =3D { + .init =3D sdxi_pci_init, +}; + +static int sdxi_pci_probe(struct pci_dev *pdev, + const struct pci_device_id *id) +{ + return sdxi_register(&pdev->dev, &sdxi_pci_ops); +} + +static const struct pci_device_id sdxi_id_table[] =3D { + { PCI_DEVICE_CLASS(PCI_CLASS_ACCELERATOR_SDXI, 0xffffff) }, + { } +}; +MODULE_DEVICE_TABLE(pci, sdxi_id_table); + +static struct pci_driver sdxi_driver =3D { + .name =3D "sdxi", + .id_table =3D sdxi_id_table, + .probe =3D sdxi_pci_probe, + .sriov_configure =3D pci_sriov_configure_simple, +}; + +MODULE_AUTHOR("Wei Huang"); +MODULE_AUTHOR("Nathan Lynch"); +MODULE_DESCRIPTION("SDXI PCIe interface driver"); +MODULE_LICENSE("GPL"); +module_pci_driver(sdxi_driver); diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h new file mode 100644 index 000000000000..d4c61ca2f875 --- /dev/null +++ b/drivers/dma/sdxi/sdxi.h @@ -0,0 +1,38 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * SDXI device driver header + * + * Copyright Advanced Micro Devices, Inc. + */ + +#ifndef DMA_SDXI_H +#define DMA_SDXI_H + +#include +#include + +struct sdxi_dev; + +/** + * struct sdxi_bus_ops - Bus-specific methods for SDXI devices. + */ +struct sdxi_bus_ops { + /** + * @init: Map control registers and doorbell region, allocate + * IRQ ranges. Invoked before bus-agnostic SDXI + * function initialization. + */ + int (*init)(struct sdxi_dev *sdxi); +}; + +struct sdxi_dev { + struct device *dev; + void __iomem *ctrl_regs; /* virt addr of ctrl registers */ + void __iomem *dbs; /* virt addr of doorbells */ + + const struct sdxi_bus_ops *bus_ops; +}; + +int sdxi_register(struct device *dev, const struct sdxi_bus_ops *ops); + +#endif /* DMA_SDXI_H */ --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C72F4C8FFB; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=ChDn1pDlNm1IgyRuh2zp3/hV8iS0ZsKHEx6+TWhhqsBt+rTcl0zHkvI/eiwxwbiqVLUV0uWHhqs3fQp409PlL+6RZZNAKO3OjKJy84gXdRBEC4NdJvRppgrpOoBNQlkvQsbQAPt72C0CK7iP2XWdT2COoqmn6rilsbnit16bUNY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=NSETEZbF09ZJMqFODn4bgLkkeYmfkWydN+/5G/6suvw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BRkc9NTpT4Jee8m0oVHHZ5FhuKijg8+E3gbaA26HMuTEzI/2OUQroS6ZaFnrEMP45rAuLD/isBG4X1Bxhk6uKDoTwSTqUdS8tx7+mUPpzH0txhYuoDOrnJnTiqQXg8xKH4rWOf4e8X2qQ9NqtYpuzq+zQwZuDmlUHE6YdsMPsbg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=fuP1iOTG; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="fuP1iOTG" Received: by smtp.kernel.org (Postfix) with ESMTPS id 68BA1C2BD05; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=NSETEZbF09ZJMqFODn4bgLkkeYmfkWydN+/5G/6suvw=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=fuP1iOTG7ErmXA4e3jGFmagNhI5h3wY6Z3YND4z8qVhmeahjQFS8wFApa3iBdg81L 9QrEcqYgbQ/e938ahXHOhdUd7w+nRGSI+rPldwTmNGS6xP3XsZ3t+1MPJP9v7C++iy ayTS1bhyre7XBLcp0ic/8KHEjLmtuTT31iTP5qksm25AnTDUlpm2SkOdtGirj7n1mv bN7xddYx8zaHaGw4XHJfqb3ogikFB91ZXxs4UPcjlr3YQuQ7nwYUWblvhfAo1aS9+L szQxP0YdMfaDUOqc2OnQULVDRduI7NEyxBcgBnIBDzJ0NMoHG5d7zf2dcfwprBRHM/ ILmN4xI4m3b5A== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5E7DDCD4842; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:16 -0500 Subject: [PATCH v2 04/23] dmaengine: sdxi: Feature discovery and initial configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-4-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=9720; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=UerzXmANCQghuCKVRb8KJTaQjaWDLFbt4QR8TfflFw0=; b=yNIZTNRQWqRiMzRKaFfWw2OLHpcHxJ5Rxk98afEI029+fju9Zv0PwSGxPs9lREo8GzbVwGcOb MLdhQEsRaWeC6FGI9qqivwsJnqcCnVZOYgJVPK25/pbfHR7ZSw2syyJ X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Discover via the capability registers the doorbell region stride, the maximum supported context ID, the operation groups implemented, and limits on buffer and control structure sizes. The driver has the option of writing more conservative limits to the ctl2 register, but it uses those supplied by the implementation for now. Introduce device register definitions and associated masks via mmio.h. Add convenience wrappers which are first used here: - sdxi_read64() - sdxi_write64() Report the version of the standard to which the device conforms, e.g. sdxi 0000:00:03.0: SDXI 1.0 device found After bus-specific initialization, force the SDXI function to stopped state. This is the expected state from reset, but kexec or driver bugs can leave a function in other states from which the initialization code must be able to recover. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch Reviewed-by: Frank Li --- drivers/dma/sdxi/device.c | 172 ++++++++++++++++++++++++++++++++++++++++++= +++- drivers/dma/sdxi/mmio.h | 51 ++++++++++++++ drivers/dma/sdxi/sdxi.h | 19 +++++ 3 files changed, 241 insertions(+), 1 deletion(-) diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index b718ce04afa0..f9a9944ad892 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -5,14 +5,180 @@ * Copyright Advanced Micro Devices, Inc. */ =20 +#include +#include #include +#include +#include #include +#include =20 +#include "mmio.h" #include "sdxi.h" =20 +enum sdxi_fn_gsv { + SDXI_GSV_STOP =3D 0, + SDXI_GSV_INIT =3D 1, + SDXI_GSV_ACTIVE =3D 2, + SDXI_GSV_STOPG_SF =3D 3, + SDXI_GSV_STOPG_HD =3D 4, + SDXI_GSV_ERROR =3D 5, +}; + +static const char *const gsv_strings[] =3D { + [SDXI_GSV_STOP] =3D "stopped", + [SDXI_GSV_INIT] =3D "initializing", + [SDXI_GSV_ACTIVE] =3D "active", + [SDXI_GSV_STOPG_SF] =3D "soft stopping", + [SDXI_GSV_STOPG_HD] =3D "hard stopping", + [SDXI_GSV_ERROR] =3D "error", +}; + +static const char *gsv_str(enum sdxi_fn_gsv gsv) +{ + if ((size_t)gsv < ARRAY_SIZE(gsv_strings)) + return gsv_strings[(size_t)gsv]; + + WARN_ONCE(1, "unexpected gsv %u\n", gsv); + + return "unknown"; +} + +enum sdxi_fn_gsr { + SDXI_GSRV_RESET =3D 0, + SDXI_GSRV_STOP_SF =3D 1, + SDXI_GSRV_STOP_HD =3D 2, + SDXI_GSRV_ACTIVE =3D 3, +}; + +static enum sdxi_fn_gsv sdxi_dev_gsv(const struct sdxi_dev *sdxi) +{ + u64 sts0 =3D sdxi_read64(sdxi, SDXI_MMIO_STS0); + enum sdxi_fn_gsv gsv =3D FIELD_GET(SDXI_MMIO_STS0_FN_GSV, sts0); + + switch (gsv) { + case SDXI_GSV_STOP ... SDXI_GSV_ERROR: + break; + default: + dev_warn_ratelimited(sdxi->dev, "unknown gsv %u\n", gsv); + break; + } + + return gsv; +} + +static const unsigned long gsv_poll_interval_us =3D USEC_PER_MSEC; +static const unsigned long gsv_transition_timeout_us =3D USEC_PER_SEC; + +#define sdxi_dev_gsv_poll(sdxi, val, cond) \ + read_poll_timeout(sdxi_dev_gsv, val, cond, gsv_poll_interval_us, \ + gsv_transition_timeout_us, false, sdxi) + +static void sdxi_write_fn_gsr(struct sdxi_dev *sdxi, enum sdxi_fn_gsr cmd) +{ + u64 ctl0 =3D sdxi_read64(sdxi, SDXI_MMIO_CTL0); + + FIELD_MODIFY(SDXI_MMIO_CTL0_FN_GSR, &ctl0, cmd); + sdxi_write64(sdxi, SDXI_MMIO_CTL0, ctl0); +} + +/* Get the device to the GSV_STOP state. */ +static int sdxi_dev_stop(struct sdxi_dev *sdxi) +{ + enum sdxi_fn_gsv status =3D sdxi_dev_gsv(sdxi); + int ret; + + dev_dbg(sdxi->dev, "attempting stop, current state: %s\n", + gsv_str(status)); + + switch (status) { + case SDXI_GSV_INIT: + case SDXI_GSV_ACTIVE: + sdxi_write_fn_gsr(sdxi, SDXI_GSRV_STOP_SF); + break; + case SDXI_GSV_STOPG_SF: + sdxi_write_fn_gsr(sdxi, SDXI_GSRV_STOP_HD); + break; + case SDXI_GSV_STOPG_HD: + case SDXI_GSV_ERROR: + /* + * If hard-stopping, there's nothing to do but wait. + * If in error state, the reset is issued below. + */ + break; + default: + /* Unrecognized state; try a reset. */ + sdxi_write_fn_gsr(sdxi, SDXI_GSRV_RESET); + break; + } + + /* Wait for transition to either stop or error state. */ + ret =3D sdxi_dev_gsv_poll(sdxi, status, + status =3D=3D SDXI_GSV_STOP || + status =3D=3D SDXI_GSV_ERROR); + + if (ret =3D=3D 0 && status =3D=3D SDXI_GSV_ERROR) { + sdxi_write_fn_gsr(sdxi, SDXI_GSRV_RESET); + ret =3D sdxi_dev_gsv_poll(sdxi, status, status =3D=3D SDXI_GSV_STOP); + } + + if (ret) { + dev_err(sdxi->dev, "stop timed out, current state: %s\n", + gsv_str(status)); + return ret; + } + + return 0; +} + +/* + * See SDXI 1.0 4.1.8 Activation of the SDXI Function by Software. + */ +static int sdxi_fn_activate(struct sdxi_dev *sdxi) +{ + u64 version, cap0, cap1, ctl2; + int err; + + /* + * Clear any existing configuration from MMIO_CTL0 and ensure + * the function is in GSV_STOP state. + */ + sdxi_write64(sdxi, SDXI_MMIO_CTL0, 0); + err =3D sdxi_dev_stop(sdxi); + if (err) + return err; + + version =3D sdxi_read64(sdxi, SDXI_MMIO_VERSION); + dev_info(sdxi->dev, "SDXI %llu.%llu device found\n", + FIELD_GET(SDXI_MMIO_VERSION_MAJOR, version), + FIELD_GET(SDXI_MMIO_VERSION_MINOR, version)); + + /* Read capabilities and features. */ + cap0 =3D sdxi_read64(sdxi, SDXI_MMIO_CAP0); + sdxi->db_stride =3D SZ_4K; + sdxi->db_stride *=3D 1U << FIELD_GET(SDXI_MMIO_CAP0_DB_STRIDE, cap0); + + cap1 =3D sdxi_read64(sdxi, SDXI_MMIO_CAP1); + sdxi->op_grp_cap =3D FIELD_GET(SDXI_MMIO_CAP1_OPB_000_CAP, cap1); + sdxi->max_cxtid =3D FIELD_GET(SDXI_MMIO_CAP1_MAX_CXT, cap1); + + /* Apply our configuration. */ + ctl2 =3D FIELD_PREP(SDXI_MMIO_CTL2_MAX_CXT, sdxi->max_cxtid); + ctl2 |=3D FIELD_PREP(SDXI_MMIO_CTL2_MAX_BUFFER, + FIELD_GET(SDXI_MMIO_CAP1_MAX_BUFFER, cap1)); + ctl2 |=3D FIELD_PREP(SDXI_MMIO_CTL2_MAX_AKEY_SZ, + FIELD_GET(SDXI_MMIO_CAP1_MAX_AKEY_SZ, cap1)); + ctl2 |=3D FIELD_PREP(SDXI_MMIO_CTL2_OPB_000_AVL, + FIELD_GET(SDXI_MMIO_CAP1_OPB_000_CAP, cap1)); + sdxi_write64(sdxi, SDXI_MMIO_CTL2, ctl2); + + return 0; +} + int sdxi_register(struct device *dev, const struct sdxi_bus_ops *ops) { struct sdxi_dev *sdxi; + int err; =20 sdxi =3D devm_kzalloc(dev, sizeof(*sdxi), GFP_KERNEL); if (!sdxi) @@ -22,5 +188,9 @@ int sdxi_register(struct device *dev, const struct sdxi_= bus_ops *ops) sdxi->bus_ops =3D ops; dev_set_drvdata(dev, sdxi); =20 - return sdxi->bus_ops->init(sdxi); + err =3D sdxi->bus_ops->init(sdxi); + if (err) + return err; + + return sdxi_fn_activate(sdxi); } diff --git a/drivers/dma/sdxi/mmio.h b/drivers/dma/sdxi/mmio.h new file mode 100644 index 000000000000..c9a11c3f2f76 --- /dev/null +++ b/drivers/dma/sdxi/mmio.h @@ -0,0 +1,51 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ + +/* + * SDXI MMIO register offsets and layouts. + * + * Copyright Advanced Micro Devices, Inc. + */ + +#ifndef DMA_SDXI_MMIO_H +#define DMA_SDXI_MMIO_H + +#include + +enum sdxi_reg { + /* SDXI 1.0 9.1 General Control and Status Registers */ + SDXI_MMIO_CTL0 =3D 0x00000, + SDXI_MMIO_CTL2 =3D 0x00010, + SDXI_MMIO_STS0 =3D 0x00100, + SDXI_MMIO_CAP0 =3D 0x00200, + SDXI_MMIO_CAP1 =3D 0x00208, + SDXI_MMIO_VERSION =3D 0x00210, +}; + +/* SDXI 1.0 Table 9-2: MMIO_CTL0 */ +#define SDXI_MMIO_CTL0_FN_GSR GENMASK_ULL(1, 0) + +/* SDXI 1.0 Table 9-4: MMIO_CTL2 */ +#define SDXI_MMIO_CTL2_MAX_BUFFER GENMASK_ULL(3, 0) +#define SDXI_MMIO_CTL2_MAX_AKEY_SZ GENMASK_ULL(15, 12) +#define SDXI_MMIO_CTL2_MAX_CXT GENMASK_ULL(31, 16) +#define SDXI_MMIO_CTL2_OPB_000_AVL GENMASK_ULL(63, 32) + +/* SDXI 1.0 Table 9-5: MMIO_STS0 */ +#define SDXI_MMIO_STS0_FN_GSV GENMASK_ULL(2, 0) + +/* SDXI 1.0 Table 9-6: MMIO_CAP0 */ +#define SDXI_MMIO_CAP0_SFUNC GENMASK_ULL(15, 0) +#define SDXI_MMIO_CAP0_DB_STRIDE GENMASK_ULL(22, 20) +#define SDXI_MMIO_CAP0_MAX_DS_RING_SZ GENMASK_ULL(28, 24) + +/* SDXI 1.0 Table 9-7: MMIO_CAP1 */ +#define SDXI_MMIO_CAP1_MAX_BUFFER GENMASK_ULL(3, 0) +#define SDXI_MMIO_CAP1_MAX_AKEY_SZ GENMASK_ULL(15, 12) +#define SDXI_MMIO_CAP1_MAX_CXT GENMASK_ULL(31, 16) +#define SDXI_MMIO_CAP1_OPB_000_CAP GENMASK_ULL(63, 32) + +/* SDXI 1.0 Table 9-8: MMIO_VERSION */ +#define SDXI_MMIO_VERSION_MINOR GENMASK_ULL(7, 0) +#define SDXI_MMIO_VERSION_MAJOR GENMASK_ULL(23, 16) + +#endif /* DMA_SDXI_MMIO_H */ diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index d4c61ca2f875..84b87066f438 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -9,8 +9,12 @@ #define DMA_SDXI_H =20 #include +#include +#include #include =20 +#include "mmio.h" + struct sdxi_dev; =20 /** @@ -30,9 +34,24 @@ struct sdxi_dev { void __iomem *ctrl_regs; /* virt addr of ctrl registers */ void __iomem *dbs; /* virt addr of doorbells */ =20 + /* hardware capabilities (from cap0 & cap1) */ + u32 db_stride; /* doorbell stride in bytes */ + u16 max_cxtid; /* Maximum context ID allowed. */ + u32 op_grp_cap; /* supported operation group cap */ + const struct sdxi_bus_ops *bus_ops; }; =20 int sdxi_register(struct device *dev, const struct sdxi_bus_ops *ops); =20 +static inline u64 sdxi_read64(const struct sdxi_dev *sdxi, enum sdxi_reg r= eg) +{ + return ioread64(sdxi->ctrl_regs + reg); +} + +static inline void sdxi_write64(struct sdxi_dev *sdxi, enum sdxi_reg reg, = u64 val) +{ + iowrite64(val, sdxi->ctrl_regs + reg); +} + #endif /* DMA_SDXI_H */ --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE4784D2ED6; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=KhtiEd6rwcxOnvlgsTfK0RiNlr4ZdUb9/37XRDtcxywaO2LPHqt8EiZJY7EFi59Ja6qkX2rbxKZFsbmqD3At7ZgV1yXDn2+O4IO9m0umNONRUgdkXlYHmNSKZcgnILeMVq1VyhE59g5y/DXgRrbQTHsYNZiPzSlc5qJzj8/VEMA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=dibbtsoHVtBkvjIbTYNSYlSZiq7/NvYCg+uFR3qLLxA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=G/Pqgyq8IZltU7aWh3HnZFhVDYZQlnN7FH9ReGHuFgf8otwNZt9UFfdqquybnwtAHYBUeEeIfr6bAR/CzYdGm+c20rzWN7kaGRUt/SEGjQ3Gz5xaAcusMls54d/4o81mD9ioo//qokQIJqGS45MuQ/YS5llQS4X/Bj2o26i+Fac= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=QWwoa0Qz; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="QWwoa0Qz" Received: by smtp.kernel.org (Postfix) with ESMTPS id 7CA73C2BCFF; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=dibbtsoHVtBkvjIbTYNSYlSZiq7/NvYCg+uFR3qLLxA=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=QWwoa0QzFXzPLWW/PHcWVvdJPzqY7SXUJK+TDiUYaB2WZnc8LnPqAwR5PYklhHkmF C8sbEBya5ZauOLp78v0jHkbmKqJaiaB0jBFeyU+MzF1hT60oAbGIGWcMloD7fX+tOD B3m7nQ+sWxpyScL/fBhU623UhB+1TpiOnVhcjVlUeoPENrRcH1sYamoBXbpgtO6WfT Tw/f02vR2T3+5YrqEecyBeWar/Qc+VbNQayES2wLxXkrs3O6cXf6cqYzvSeL2bRC48 tqY9aWVGvXORfCgczDwnTHmfwd5XbR3LZtQb4aV8an/BLTap0YQDfpdQ2b6aF0c19H xcXnkM0lQsKZQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 73DC9CD4840; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:17 -0500 Subject: [PATCH v2 05/23] dmaengine: sdxi: Configure context tables Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-5-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=6882; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=SJzCBbJFQwsyPu9ZY+bi1GfbFcp2Ugeir8s9gli+zx8=; b=PC/X78ReHlbxSzzDkjYMmCaUWPeUsaVWTpwro9y1f0Lauwi5uHvMJc9tiB5OsfRpcCs7WbWKW kYjdXpgN3LxANhYHG7rC5J+8+2I1f5T/KgiB1IAs2qULISOcwgjrzh+ X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch SDXI uses a two-level table hierarchy to track contexts. There is a single level 2 table per function which enumerates up to 512 level 1 tables. Each level 1 table enumerates up to 128 contexts. Allocate and install the L2 table and a single L1 table, enough for context IDs 0-127 (i.e. the admin context with reserved id 0, plus 127 client contexts). For now, to avoid dynamic management of additional L1 tables, cap ctl2.max_cxt to 127. Since the table allocations are devres-managed, there is no corresponding cleanup code required. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/device.c | 40 +++++++++++++++++++++++++++++-- drivers/dma/sdxi/hw.h | 61 +++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/mmio.h | 6 +++++ drivers/dma/sdxi/sdxi.h | 5 ++++ 4 files changed, 110 insertions(+), 2 deletions(-) diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index f9a9944ad892..6a2204ff7fde 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -8,11 +8,14 @@ #include #include #include +#include #include #include +#include #include #include =20 +#include "hw.h" #include "mmio.h" #include "sdxi.h" =20 @@ -136,7 +139,8 @@ static int sdxi_dev_stop(struct sdxi_dev *sdxi) */ static int sdxi_fn_activate(struct sdxi_dev *sdxi) { - u64 version, cap0, cap1, ctl2; + u64 version, cap0, cap1, ctl2, cxt_l2, lv01_ptr; + struct sdxi_cxt_L2_ent *L2_ent; int err; =20 /* @@ -160,7 +164,13 @@ static int sdxi_fn_activate(struct sdxi_dev *sdxi) =20 cap1 =3D sdxi_read64(sdxi, SDXI_MMIO_CAP1); sdxi->op_grp_cap =3D FIELD_GET(SDXI_MMIO_CAP1_OPB_000_CAP, cap1); - sdxi->max_cxtid =3D FIELD_GET(SDXI_MMIO_CAP1_MAX_CXT, cap1); + + /* + * Constrain the number of client contexts supported by the + * driver to what fits in a single L1 table. + */ + sdxi->max_cxtid =3D min(SDXI_L1_TABLE_ENTRIES - 1, + FIELD_GET(SDXI_MMIO_CAP1_MAX_CXT, cap1)); =20 /* Apply our configuration. */ ctl2 =3D FIELD_PREP(SDXI_MMIO_CTL2_MAX_CXT, sdxi->max_cxtid); @@ -172,6 +182,32 @@ static int sdxi_fn_activate(struct sdxi_dev *sdxi) FIELD_GET(SDXI_MMIO_CAP1_OPB_000_CAP, cap1)); sdxi_write64(sdxi, SDXI_MMIO_CTL2, ctl2); =20 + /* SDXI 1.0 4.1.8.2 Context Level 2 Table Setup */ + sdxi->L2_table =3D dmam_alloc_coherent(sdxi->dev, + sizeof(*sdxi->L2_table), + &sdxi->L2_dma, GFP_KERNEL); + if (!sdxi->L2_table) + return -ENOMEM; + + cxt_l2 =3D FIELD_PREP(SDXI_MMIO_CXT_L2_PTR, sdxi->L2_dma >> ilog2(SZ_4K)); + sdxi_write64(sdxi, SDXI_MMIO_CXT_L2, cxt_l2); + + /* SDXI 1.0 4.1.8.3 Context Level 1 Table Setup */ + sdxi->L1_table =3D dmam_alloc_coherent(sdxi->dev, + sizeof(*sdxi->L1_table), + &sdxi->L1_dma, GFP_KERNEL); + if (!sdxi->L1_table) + return -ENOMEM; + /* + * SDXI 1.0 4.1.8.3.c: Initialize the Context level 2 table to + * point to the Context Level 1 [table]. + */ + L2_ent =3D &sdxi->L2_table->entry[0]; + lv01_ptr =3D FIELD_PREP(SDXI_CXT_L2_ENT_VL, 1) | + FIELD_PREP(SDXI_CXT_L2_ENT_LV01_PTR, + sdxi->L1_dma >> ilog2(SZ_4K)); + L2_ent->lv01_ptr =3D cpu_to_le64(lv01_ptr); + return 0; } =20 diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h new file mode 100644 index 000000000000..df520ca7792b --- /dev/null +++ b/drivers/dma/sdxi/hw.h @@ -0,0 +1,61 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* Copyright Advanced Micro Devices, Inc. */ + +/* + * Control structures and constants defined in the SDXI specification, + * with low-level accessors. The ordering of the structures here + * follows the order of their definitions in the SDXI spec. + * + * Names of structures, members, and subfields (bit ranges within + * members) are written to match the spec, generally. E.g. struct + * sdxi_cxt_L2_ent corresponds to CXT_L2_ENT in the spec. + * + * Note: a member can have a subfield whose name is identical to the + * member's name. E.g. CXT_L2_ENT's lv01_ptr. + * + * All reserved fields and bits (usually named "rsvd" or some + * variation) must be set to zero by the driver unless otherwise + * specified. + */ + +#ifndef DMA_SDXI_HW_H +#define DMA_SDXI_HW_H + +#include +#include +#include +#include + +/* SDXI 1.0 Table 3-2: Context Level 2 Table Entry (CXT_L2_ENT) */ +struct sdxi_cxt_L2_ent { + __le64 lv01_ptr; +#define SDXI_CXT_L2_ENT_VL BIT_ULL(0) +#define SDXI_CXT_L2_ENT_LV01_PTR GENMASK_ULL(63, 12) +} __packed; +static_assert(sizeof(struct sdxi_cxt_L2_ent) =3D=3D 8); + +/* SDXI 1.0 3.2.1 Context Level 2 Table */ +#define SDXI_L2_TABLE_ENTRIES 512 +struct sdxi_cxt_L2_table { + struct sdxi_cxt_L2_ent entry[SDXI_L2_TABLE_ENTRIES]; +}; +static_assert(sizeof(struct sdxi_cxt_L2_table) =3D=3D 4096); + +/* SDXI 1.0 Table 3-3: Context Level 1 Table Entry (CXT_L1_ENT) */ +struct sdxi_cxt_L1_ent { + __le64 cxt_ctl_ptr; + __le64 akey_ptr; + __le32 misc0; + __le32 opb_000_enb; + __u8 rsvd_0[8]; +} __packed; +static_assert(sizeof(struct sdxi_cxt_L1_ent) =3D=3D 32); + +/* SDXI 1.0 3.2.2 Context Level 1 Table */ +#define SDXI_L1_TABLE_ENTRIES 128 +struct sdxi_cxt_L1_table { + struct sdxi_cxt_L1_ent entry[SDXI_L1_TABLE_ENTRIES]; +}; +static_assert(sizeof(struct sdxi_cxt_L1_table) =3D=3D 4096); + +#endif /* DMA_SDXI_HW_H */ diff --git a/drivers/dma/sdxi/mmio.h b/drivers/dma/sdxi/mmio.h index c9a11c3f2f76..d8d631849938 100644 --- a/drivers/dma/sdxi/mmio.h +++ b/drivers/dma/sdxi/mmio.h @@ -19,6 +19,9 @@ enum sdxi_reg { SDXI_MMIO_CAP0 =3D 0x00200, SDXI_MMIO_CAP1 =3D 0x00208, SDXI_MMIO_VERSION =3D 0x00210, + + /* SDXI 1.0 9.2 Context and RKey Table Registers */ + SDXI_MMIO_CXT_L2 =3D 0x10000, }; =20 /* SDXI 1.0 Table 9-2: MMIO_CTL0 */ @@ -48,4 +51,7 @@ enum sdxi_reg { #define SDXI_MMIO_VERSION_MINOR GENMASK_ULL(7, 0) #define SDXI_MMIO_VERSION_MAJOR GENMASK_ULL(23, 16) =20 +/* SDXI 1.0 Table 9-9: MMIO_CXT_L2 */ +#define SDXI_MMIO_CXT_L2_PTR GENMASK_ULL(63, 12) + #endif /* DMA_SDXI_MMIO_H */ diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index 84b87066f438..85ff17c48d40 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -39,6 +39,11 @@ struct sdxi_dev { u16 max_cxtid; /* Maximum context ID allowed. */ u32 op_grp_cap; /* supported operation group cap */ =20 + struct sdxi_cxt_L2_table *L2_table; + dma_addr_t L2_dma; + struct sdxi_cxt_L1_table *L1_table; + dma_addr_t L1_dma; + const struct sdxi_bus_ops *bus_ops; }; =20 --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AE3344D2ED5; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=dKdSDXjfoBhoup0eMCFs1NFJIk3I418if+6K2x4wBwdrt7/CZ180Nsb4JYePm+zCHsQFLtBMR0pDvjxzdIG4rn/g/KDkCR7ifO3NdMhE3hXpJC6kOAhRdKKChFNzweInqPd3EPki5EqG2nfpqPQYPmLXmeINrLQWxWokoj129GY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=ID9ybpSA4vDzwk/PadlQeF9mnbQAyZ6x1M0VU7iwxLQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=e0wtN3yezOUdGm7dcXhCsYStGfIfcYRxwtpW3wsaGM9Mp3CzOwEPUUR5fqiILS3/5PhSwUAQrmwqSRaHWftmlMZTS/BX5leyaJIgnZrJbt65YVKKj4Cs17cFzwRiRkBbD+QqWZGb7Apda8i3Ag3xpeM0CE89ieAxk/T6Njln3zI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=dqxuLy14; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="dqxuLy14" Received: by smtp.kernel.org (Postfix) with ESMTPS id 8B2DBC2BD04; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=ID9ybpSA4vDzwk/PadlQeF9mnbQAyZ6x1M0VU7iwxLQ=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=dqxuLy14jiGOyQZ2V6DNIHpDLfTLeVbgSY1N4uKx32yTEkUfDhF8GzEjkO+4EUeu/ Is/sGlFwmFhQAyMiW2kutEyyd9WX+v+uZK7RiQpwypwtXT25ZlMl/5jR/fp4QMacfZ CnboGRNsS0ri2HXHdk8Rec4rp6Y2BLZuhYqeE+aA65xFltdC/5GK7oENooTud9B/xB 5LirucIrYrRoxYbLHJAShzYIYjkwVQ8NXTODYrIpaCxYvshBlTNcULs5cpAA3grMWp MVzUfyy57RrsjKoxbxxQ924k3MJOIqUKCQ8cittveJhSBACSXJmAMEZPo9wxqedXCp UgJG9BYUjrg4w== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 83B54CD37BE; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:18 -0500 Subject: [PATCH v2 06/23] dmaengine: sdxi: Allocate DMA pools Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-6-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=4565; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=FWApHbetBl60BiG/6UcSxf9DaE9B7+UhongIG9ld7oY=; b=L4STfDQDOGqFuQLEn+GJs20sPovVE4KT5rq+t6BfOzmpyuLi/RaCXVunO3/zkO4OpsVBYNa8G qH2gdw7B7faARxgRjxKJdKa1LfBwTJtabxRRMZ7/RAOtR/Sls5mGSFD X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Each SDXI context consists of several control structures in system memory: * Descriptor ring * Access key (AKey) table * Context control block (CXT_CTL) * Context status block (CXT_STS) * Write index Of these, the write index, context control and context status blocks are small enough to justify DMA pools. SDXI descriptors also may have 32-byte completion status blocks (CST_BLK) associated with them that software can poll for completion. Introduce the C structures for context control, context status, and completion status blocks. Create a DMA pool for each of these objects as well as write indexes during SDXI function initialization, ensuring that potentially frequently-updated objects are aligned to avoid cacheline sharing. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/device.c | 42 +++++++++++++++++++++++++++++++++++++++++- drivers/dma/sdxi/hw.h | 28 ++++++++++++++++++++++++++++ drivers/dma/sdxi/sdxi.h | 5 +++++ 3 files changed, 74 insertions(+), 1 deletion(-) diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index 6a2204ff7fde..851e73597c22 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -6,12 +6,15 @@ */ =20 #include +#include #include #include #include +#include #include #include #include +#include #include #include =20 @@ -211,6 +214,43 @@ static int sdxi_fn_activate(struct sdxi_dev *sdxi) return 0; } =20 +static int sdxi_device_init(struct sdxi_dev *sdxi) +{ + struct device *dev =3D sdxi->dev; + size_t size, align; + int err; + + size =3D sizeof(__le64); + align =3D max(size, SMP_CACHE_BYTES); + sdxi->write_index_pool =3D dmam_pool_create("Write_Index", dev, size, + align, 0); + if (!sdxi->write_index_pool) + return -ENOMEM; + + size =3D sizeof(struct sdxi_cxt_sts); + align =3D max(size, SMP_CACHE_BYTES); + sdxi->cxt_sts_pool =3D dmam_pool_create("CXT_STS", dev, size, align, 0); + if (!sdxi->cxt_sts_pool) + return -ENOMEM; + + size =3D align =3D sizeof(struct sdxi_cxt_ctl); + sdxi->cxt_ctl_pool =3D dmam_pool_create("CXT_CTL", dev, size, align, 0); + if (!sdxi->cxt_ctl_pool) + return -ENOMEM; + + size =3D sizeof(struct sdxi_cst_blk); + align =3D max(size, SMP_CACHE_BYTES); + sdxi->cst_blk_pool =3D dmam_pool_create("CST_BLK", dev, size, align, 0); + if (!sdxi->cst_blk_pool) + return -ENOMEM; + + err =3D sdxi_fn_activate(sdxi); + if (err) + return err; + + return 0; +} + int sdxi_register(struct device *dev, const struct sdxi_bus_ops *ops) { struct sdxi_dev *sdxi; @@ -228,5 +268,5 @@ int sdxi_register(struct device *dev, const struct sdxi= _bus_ops *ops) if (err) return err; =20 - return sdxi_fn_activate(sdxi); + return sdxi_device_init(sdxi); } diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h index df520ca7792b..846c671c423f 100644 --- a/drivers/dma/sdxi/hw.h +++ b/drivers/dma/sdxi/hw.h @@ -58,4 +58,32 @@ struct sdxi_cxt_L1_table { }; static_assert(sizeof(struct sdxi_cxt_L1_table) =3D=3D 4096); =20 +/* SDXI 1.0 Table 3-4: Context Control (CXT_CTL) */ +struct sdxi_cxt_ctl { + __le64 ds_ring_ptr; + __le32 ds_ring_sz; + __u8 rsvd_0[4]; + __le64 cxt_sts_ptr; + __le64 write_index_ptr; + __u8 rsvd_1[32]; +} __packed; +static_assert(sizeof(struct sdxi_cxt_ctl) =3D=3D 64); + +/* SDXI 1.0 Table 3-5: Context Status (CXT_STS) */ +struct sdxi_cxt_sts { + __u8 state; + __u8 misc0; + __u8 rsvd_0[6]; + __le64 read_index; +} __packed; +static_assert(sizeof(struct sdxi_cxt_sts) =3D=3D 16); + +/* SDXI 1.0 Table 6-4: CST_BLK (Completion Status Block) */ +struct sdxi_cst_blk { + __le64 signal; + __le32 flags; + __u8 rsvd_0[20]; +} __packed; +static_assert(sizeof(struct sdxi_cst_blk) =3D=3D 32); + #endif /* DMA_SDXI_HW_H */ diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index 85ff17c48d40..fbc95ef69d5c 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -44,6 +44,11 @@ struct sdxi_dev { struct sdxi_cxt_L1_table *L1_table; dma_addr_t L1_dma; =20 + struct dma_pool *write_index_pool; + struct dma_pool *cxt_sts_pool; + struct dma_pool *cxt_ctl_pool; + struct dma_pool *cst_blk_pool; + const struct sdxi_bus_ops *bus_ops; }; =20 --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BE8FB4D2EDA; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=s3SqVW08M5Ri1ldMpW87YTd89PP7gK8VnyDz2IE/jwu7lBvFJwQpr7BZ4oiyqGG2kmQueQki4CjP5gaHOtaLQkiQrwgWFFgraUk0ytxVdfjEB81SA74DoRiYVkyLTb5klz3h2qGKtVYeagm0rFByCQDuLgCiOnE7G927AUgvEAw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=5EaLhiQRKh/1xKPTdAD7haoRyFZSqSn67IDxbvmhQlw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Xospw2Zo5pvVU/mSpZj958BntIwDDL/KQutIge0f9A0Nw7fN+K55HeayDuVvvHbQA51I9BWM7n2nHpuvDaUaS2R940AfZdVuuqO0bNKj2F/HO8eZO/Hqpmc9GomhR9zsdJcX7jIQaf+h20wci+vW1WbR/5sXh4uJPRN8Q+1U7kY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=uKFPTPxg; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="uKFPTPxg" Received: by smtp.kernel.org (Postfix) with ESMTPS id 9A201C2BCC9; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=5EaLhiQRKh/1xKPTdAD7haoRyFZSqSn67IDxbvmhQlw=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=uKFPTPxgrVW39F7RpDY9L14WtvqQAl2pPRu9HgaOnqr5TlhelL5pbvQdLfqzCAjng kCeUnSnAyNI1JeD5M4KD081jsQC8omDB+zx21NIImd6roMrJvDqx+ULdulHSH9pe6w YFwxzO60aE4+miwdnX0L38CsJQjm6t29hlWeQhhIopNLw5to+a6FDzsZr7Cl2LLk2i d6qcSbZGMOoIgbLriqxX6iTismnObLJYr8Qv4yyMXUy36AbD/OdJsGD3sHXaLYqUIu VB5eQDQ+upXbuefgp+NiZCd2YOzggcg+79Fp5f4T9wNP1vlwzlBxbIyoUjn7QqcrCx Mb7m+lly1uGTQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 932BBCD484E; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:19 -0500 Subject: [PATCH v2 07/23] dmaengine: sdxi: Allocate administrative context Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-7-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=9093; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=AHot4P44ao/e+m4slR2c9J5CGwKq2ZHizE+HLvmY5Fw=; b=pG6JdbjJuP8TXEh1x/qdhhzToJAYsUN+kjiaEdvoMG4qBRQLRh2b9ZRQsqcreEOhOi9hEscbJ Om6ml/C7G8LCjrmGfIfdzoCASO5Q6aynytWz2kG20ypv3gYnjULoLyy X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Create the control structure hierarchy in memory for the per-function administrative context. Use devres to queue the corresponding cleanup since the admin context is a device-scope resource. The context is inert for now; changes to follow will make it functional. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/Makefile | 4 +- drivers/dma/sdxi/context.c | 128 +++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/context.h | 54 +++++++++++++++++++ drivers/dma/sdxi/device.c | 11 ++++ drivers/dma/sdxi/hw.h | 43 +++++++++++++++ drivers/dma/sdxi/sdxi.h | 2 + 6 files changed, 241 insertions(+), 1 deletion(-) diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile index f84b87d53e27..2178f274831c 100644 --- a/drivers/dma/sdxi/Makefile +++ b/drivers/dma/sdxi/Makefile @@ -1,6 +1,8 @@ # SPDX-License-Identifier: GPL-2.0 obj-$(CONFIG_SDXI) +=3D sdxi.o =20 -sdxi-objs +=3D device.o +sdxi-objs +=3D \ + context.o \ + device.o =20 sdxi-$(CONFIG_PCI_MSI) +=3D pci.o diff --git a/drivers/dma/sdxi/context.c b/drivers/dma/sdxi/context.c new file mode 100644 index 000000000000..27821cfaf031 --- /dev/null +++ b/drivers/dma/sdxi/context.c @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI context management + * + * Copyright Advanced Micro Devices, Inc. + */ + +#define pr_fmt(fmt) "SDXI: " fmt + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "context.h" +#include "sdxi.h" + +#define DEFAULT_DESC_RING_ENTRIES 1024 + +enum { + /* + * The admin context always has ID 0. See SDXI 1.0 3.5 + * Administrative Context (Context 0). + */ + SDXI_ADMIN_CXT_ID =3D 0, +}; + +/* + * Free context and its resources. @cxt may be partially allocated but + * must have ->sdxi set. + */ +static void sdxi_free_cxt(struct sdxi_cxt *cxt) +{ + struct sdxi_dev *sdxi =3D cxt->sdxi; + struct sdxi_sq *sq =3D cxt->sq; + + if (cxt->cxt_ctl) + dma_pool_free(sdxi->cxt_ctl_pool, cxt->cxt_ctl, + cxt->cxt_ctl_dma); + if (cxt->akey_table) + dma_free_coherent(sdxi->dev, sizeof(*cxt->akey_table), + cxt->akey_table, cxt->akey_table_dma); + if (sq && sq->write_index) + dma_pool_free(sdxi->write_index_pool, sq->write_index, + sq->write_index_dma); + if (sq && sq->cxt_sts) + dma_pool_free(sdxi->cxt_sts_pool, sq->cxt_sts, sq->cxt_sts_dma); + if (sq && sq->desc_ring) + dma_free_coherent(sdxi->dev, sq->ring_size, + sq->desc_ring, sq->ring_dma); + kfree(cxt->sq); + kfree(cxt); +} + +DEFINE_FREE(sdxi_cxt, struct sdxi_cxt *, if (_T) sdxi_free_cxt(_T)) + +/* Allocate a context and its control structure hierarchy in memory. */ +static struct sdxi_cxt *sdxi_alloc_cxt(struct sdxi_dev *sdxi) +{ + struct device *dev =3D sdxi->dev; + struct sdxi_sq *sq; + struct sdxi_cxt *cxt __free(sdxi_cxt) =3D kzalloc(sizeof(*cxt), GFP_KERNE= L); + + if (!cxt) + return NULL; + + cxt->sdxi =3D sdxi; + + cxt->sq =3D kzalloc_obj(*cxt->sq, GFP_KERNEL); + if (!cxt->sq) + return NULL; + + cxt->akey_table =3D dma_alloc_coherent(dev, sizeof(*cxt->akey_table), + &cxt->akey_table_dma, GFP_KERNEL); + if (!cxt->akey_table) + return NULL; + + cxt->cxt_ctl =3D dma_pool_zalloc(sdxi->cxt_ctl_pool, GFP_KERNEL, + &cxt->cxt_ctl_dma); + if (!cxt->cxt_ctl_dma) + return NULL; + + sq =3D cxt->sq; + + sq->ring_entries =3D DEFAULT_DESC_RING_ENTRIES; + sq->ring_size =3D sq->ring_entries * sizeof(sq->desc_ring[0]); + sq->desc_ring =3D dma_alloc_coherent(dev, sq->ring_size, &sq->ring_dma, + GFP_KERNEL); + if (!sq->desc_ring) + return NULL; + + sq->cxt_sts =3D dma_pool_zalloc(sdxi->cxt_sts_pool, GFP_KERNEL, + &sq->cxt_sts_dma); + if (!sq->cxt_sts) + return NULL; + + sq->write_index =3D dma_pool_zalloc(sdxi->write_index_pool, GFP_KERNEL, + &sq->write_index_dma); + if (!sq->write_index) + return NULL; + + return_ptr(cxt); +} + +static void free_admin_cxt(void *ptr) +{ + struct sdxi_dev *sdxi =3D ptr; + + sdxi_free_cxt(sdxi->admin_cxt); +} + +int sdxi_admin_cxt_init(struct sdxi_dev *sdxi) +{ + struct sdxi_cxt *cxt __free(sdxi_cxt) =3D sdxi_alloc_cxt(sdxi); + if (!cxt) + return -ENOMEM; + + cxt->id =3D SDXI_ADMIN_CXT_ID; + cxt->db =3D sdxi->dbs + cxt->id * sdxi->db_stride; + + sdxi->admin_cxt =3D no_free_ptr(cxt); + + return devm_add_action_or_reset(sdxi->dev, free_admin_cxt, sdxi); +} diff --git a/drivers/dma/sdxi/context.h b/drivers/dma/sdxi/context.h new file mode 100644 index 000000000000..a29387900df7 --- /dev/null +++ b/drivers/dma/sdxi/context.h @@ -0,0 +1,54 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright Advanced Micro Devices, Inc. + */ + +#ifndef DMA_SDXI_CONTEXT_H +#define DMA_SDXI_CONTEXT_H + +#include +#include + +#include "hw.h" +#include "sdxi.h" + +/* + * The size of the AKey table is flexible, from 4KB to 1MB. Always use + * the minimum size for now. + */ +struct sdxi_akey_table { + struct sdxi_akey_ent entry[SZ_4K / sizeof(struct sdxi_akey_ent)]; +}; + +/* Submission Queue */ +struct sdxi_sq { + u32 ring_entries; + u32 ring_size; + struct sdxi_desc *desc_ring; + dma_addr_t ring_dma; + + __le64 *write_index; + dma_addr_t write_index_dma; + + struct sdxi_cxt_sts *cxt_sts; + dma_addr_t cxt_sts_dma; +}; + +struct sdxi_cxt { + struct sdxi_dev *sdxi; + u16 id; + + __le64 __iomem *db; + + struct sdxi_cxt_ctl *cxt_ctl; + dma_addr_t cxt_ctl_dma; + + struct sdxi_akey_table *akey_table; + dma_addr_t akey_table_dma; + + struct sdxi_sq *sq; +}; + +int sdxi_admin_cxt_init(struct sdxi_dev *sdxi); + +#endif /* DMA_SDXI_CONTEXT_H */ diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index 851e73597c22..9d8729b62685 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -18,6 +18,7 @@ #include #include =20 +#include "context.h" #include "hw.h" #include "mmio.h" #include "sdxi.h" @@ -211,6 +212,16 @@ static int sdxi_fn_activate(struct sdxi_dev *sdxi) sdxi->L1_dma >> ilog2(SZ_4K)); L2_ent->lv01_ptr =3D cpu_to_le64(lv01_ptr); =20 + /* + * SDXI 1.0 4.1.8.4 Administrative Context + * + * The admin context will not consume descriptors until we + * write its doorbell later. + */ + err =3D sdxi_admin_cxt_init(sdxi); + if (err) + return err; + return 0; } =20 diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h index 846c671c423f..b66eb22f7f90 100644 --- a/drivers/dma/sdxi/hw.h +++ b/drivers/dma/sdxi/hw.h @@ -23,6 +23,7 @@ =20 #include #include +#include #include #include =20 @@ -72,12 +73,39 @@ static_assert(sizeof(struct sdxi_cxt_ctl) =3D=3D 64); /* SDXI 1.0 Table 3-5: Context Status (CXT_STS) */ struct sdxi_cxt_sts { __u8 state; +#define SDXI_CXT_STS_STATE GENMASK(3, 0) __u8 misc0; __u8 rsvd_0[6]; __le64 read_index; } __packed; static_assert(sizeof(struct sdxi_cxt_sts) =3D=3D 16); =20 +/* SDXI 1.0 Table 3-6: CXT_STS.state Encoding */ +/* Valid values for FIELD_GET(SDXI_CXT_STS_STATE, sdxi_cxt_sts.state). */ +enum cxt_sts_state { + CXTV_STOP_SW =3D 0x0, + CXTV_RUN =3D 0x1, + CXTV_STOPG_SW =3D 0x2, + CXTV_STOP_FN =3D 0x4, + CXTV_STOPG_FN =3D 0x6, + CXTV_ERR_FN =3D 0xf, +}; + +/* SDXI 1.0 Table 3-7: AKey Table Entry (AKEY_ENT) */ +struct sdxi_akey_ent { + __le16 intr_num; +#define SDXI_AKEY_ENT_VL BIT(0) +#define SDXI_AKEY_ENT_IV BIT(1) +#define SDXI_AKEY_ENT_INTR_NUM GENMASK(14, 4) + __le16 tgt_sfunc; + __le32 pasid; + __le16 stag; + __u8 rsvd_0[2]; + __le16 rkey; + __u8 rsvd_1[2]; +} __packed; +static_assert(sizeof(struct sdxi_akey_ent) =3D=3D 16); + /* SDXI 1.0 Table 6-4: CST_BLK (Completion Status Block) */ struct sdxi_cst_blk { __le64 signal; @@ -86,4 +114,19 @@ struct sdxi_cst_blk { } __packed; static_assert(sizeof(struct sdxi_cst_blk) =3D=3D 32); =20 +struct sdxi_desc { + union { + /* + * SDXI 1.0 Table 6-3: DSC_GENERIC SDXI Descriptor + * Common Header and Footer Format + */ + struct_group_tagged(sdxi_dsc_generic, generic, + __le32 opcode; + __u8 operation[52]; + __le64 csb_ptr; + ); + }; +} __packed; +static_assert(sizeof(struct sdxi_desc) =3D=3D 64); + #endif /* DMA_SDXI_HW_H */ diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index fbc95ef69d5c..f723bead4d93 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -49,6 +49,8 @@ struct sdxi_dev { struct dma_pool *cxt_ctl_pool; struct dma_pool *cst_blk_pool; =20 + struct sdxi_cxt *admin_cxt; + const struct sdxi_bus_ops *bus_ops; }; =20 --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CCFA14D2EE1; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=cJUUfrse4VmwoVi8HsWE/ycJDYe3j8xzAadCvKGJDe9n75PGxi2DM8HyItNAFew9NU07TgaIqxc7tZrNP+6CrEl55w1WmOUfxic7UR2AiJkWKMMr1/tHyx490pyvZpDfv+TSGhlsk1s936Al5+eofXyBaNKe/hjwq3ujTXXsJ34= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=Vp66/4W1YC49XTdSyJZKPiSjHEWIAa9U/V2nj1/SBBQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oGdyoIDurd2M6V0iFr28F5mo/Yl+JEnvRAi421nLSxLHcmEVtspRR4tBOr1AZrp40MCWuaoqRy1TBPelQbRZWaiaX1joyMajEw9YUIDi8dmq9NXHpIYtROvGErKxoSMx9h+oNHRQB1n7v4hEJws25agEn970UKSMn6zo4mlh33k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=DcrUOkkx; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="DcrUOkkx" Received: by smtp.kernel.org (Postfix) with ESMTPS id AB5C9C2BCB0; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=Vp66/4W1YC49XTdSyJZKPiSjHEWIAa9U/V2nj1/SBBQ=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=DcrUOkkxN38uKQsTmd+fIy5SqFg4dv0nnFLKugec2e+ib/PMvbGZfDAxJO3LH7v0A PqRaqRrAswQVnvV/971GNYbJbGNvE/smvVv+z6VqWruWUOEbkS8ab1lOaz5LTd/hhe asmVJqox4Mwk9/E1B6/T8MyTgzfwBxaB6T6dOHWxQl5clWQAvivDY+im/AvSueUDBB cuN7spGuxCBeLxj3AsRc2JmNsmzS4RPbJlTU1NUawQ+uwb0J/jQYpqOwedST+kE/0R u0qdhideJ9+PQR4YFS4Gku+2FUweuZ8SpsORZhDR5LM4UpFZY/LxrCDufS0SWLr7LW QfCi0ij5//0cQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id A496ECD37BE; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:20 -0500 Subject: [PATCH v2 08/23] dmaengine: sdxi: Install administrative context Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-8-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=9146; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=zMluVlkkmzpjmqYHOXc48W9FjdNuqtPoO9l8CtBuk0A=; b=1u3g3JV7YIkZifyV+k4mGC6whHFFl+muZb0umcmKUNSkHLTQpSLoPxsqzgsHA9dlI3iEzOqhL 89ZWU1odPtoCXUcZ6Sb7BJXL3WJzAcYPNwnYMVaiYSGhGMOftf6zMNx X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Serialize the context control block, akey table, and L1 entry for the admin context, making its descriptor ring, write index, and context status block visible to the SDXI implementation once it is activated. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/context.c | 162 +++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/context.h | 7 ++ drivers/dma/sdxi/hw.h | 15 +++++ drivers/dma/sdxi/sdxi.h | 9 +++ 4 files changed, 193 insertions(+) diff --git a/drivers/dma/sdxi/context.c b/drivers/dma/sdxi/context.c index 27821cfaf031..c0b55c945cc4 100644 --- a/drivers/dma/sdxi/context.c +++ b/drivers/dma/sdxi/context.c @@ -7,16 +7,22 @@ =20 #define pr_fmt(fmt) "SDXI: " fmt =20 +#include +#include #include #include #include #include #include #include +#include #include #include +#include +#include =20 #include "context.h" +#include "hw.h" #include "sdxi.h" =20 #define DEFAULT_DESC_RING_ENTRIES 1024 @@ -106,6 +112,152 @@ static struct sdxi_cxt *sdxi_alloc_cxt(struct sdxi_de= v *sdxi) return_ptr(cxt); } =20 +struct sdxi_cxt_ctl_cfg { + dma_addr_t ds_ring_ptr; + dma_addr_t cxt_sts_ptr; + dma_addr_t write_index_ptr; + u32 ds_ring_sz; + u8 qos; + u8 csa; + bool se; +}; + +static int configure_cxt_ctl(struct sdxi_cxt_ctl *ctl, const struct sdxi_c= xt_ctl_cfg *cfg) +{ + u64 ds_ring_ptr, cxt_sts_ptr, write_index_ptr; + + write_index_ptr =3D FIELD_PREP(SDXI_CXT_CTL_WRITE_INDEX_PTR, + cfg->write_index_ptr >> WRT_INDEX_PTR_SHIFT); + cxt_sts_ptr =3D FIELD_PREP(SDXI_CXT_CTL_CXT_STS_PTR, + cfg->cxt_sts_ptr >> CXT_STATUS_PTR_SHIFT); + + *ctl =3D (typeof(*ctl)) { + /* + * ds_ring_ptr contains the validity bit and is updated + * after a barrier is issued. + */ + .ds_ring_sz =3D cpu_to_le32(cfg->ds_ring_sz), + .cxt_sts_ptr =3D cpu_to_le64(cxt_sts_ptr), + .write_index_ptr =3D cpu_to_le64(write_index_ptr), + }; + + ds_ring_ptr =3D FIELD_PREP(SDXI_CXT_CTL_VL, 1) | + FIELD_PREP(SDXI_CXT_CTL_QOS, cfg->qos) | + FIELD_PREP(SDXI_CXT_CTL_SE, cfg->se) | + FIELD_PREP(SDXI_CXT_CTL_CSA, cfg->csa) | + FIELD_PREP(SDXI_CXT_CTL_DS_RING_PTR, + cfg->ds_ring_ptr >> DESC_RING_BASE_PTR_SHIFT); + /* Ensure other fields are visible before hw sees vl=3D1. */ + dma_wmb(); + WRITE_ONCE(ctl->ds_ring_ptr, cpu_to_le64(ds_ring_ptr)); + + return 0; +} + +/* + * Logical representation of CXT_L1_ENT subfields. + */ +struct sdxi_cxt_L1_cfg { + dma_addr_t cxt_ctl_ptr; + dma_addr_t akey_ptr; + u32 cxt_pasid; + u32 opb_000_enb; + u16 max_buffer; + u8 akey_sz; + bool ka; + bool pv; +}; + +static int configure_L1_entry(struct sdxi_cxt_L1_ent *ent, + const struct sdxi_cxt_L1_cfg *cfg) +{ + u64 cxt_ctl_ptr, akey_ptr; + u32 misc0; + + if (WARN_ON_ONCE(!IS_ALIGNED(cfg->cxt_ctl_ptr, SZ_64))) + return -EFAULT; + if (WARN_ON_ONCE(!IS_ALIGNED(cfg->akey_ptr, SZ_4K))) + return -EFAULT; + + akey_ptr =3D FIELD_PREP(SDXI_CXT_L1_ENT_AKEY_SZ, cfg->akey_sz) | + FIELD_PREP(SDXI_CXT_L1_ENT_AKEY_PTR, + cfg->akey_ptr >> L1_CXT_AKEY_PTR_SHIFT); + + misc0 =3D FIELD_PREP(SDXI_CXT_L1_ENT_PASID, cfg->cxt_pasid) | + FIELD_PREP(SDXI_CXT_L1_ENT_MAX_BUFFER, cfg->max_buffer); + + *ent =3D (typeof(*ent)) { + /* + * cxt_ctl_ptr contains the validity bit and is + * updated after a barrier is issued. + */ + .akey_ptr =3D cpu_to_le64(akey_ptr), + .misc0 =3D cpu_to_le32(misc0), + .opb_000_enb =3D cpu_to_le32(cfg->opb_000_enb), + }; + + cxt_ctl_ptr =3D FIELD_PREP(SDXI_CXT_L1_ENT_VL, 1) | + FIELD_PREP(SDXI_CXT_L1_ENT_KA, cfg->ka) | + FIELD_PREP(SDXI_CXT_L1_ENT_PV, cfg->pv) | + FIELD_PREP(SDXI_CXT_L1_ENT_CXT_CTL_PTR, + cfg->cxt_ctl_ptr >> L1_CXT_CTRL_PTR_SHIFT); + /* Ensure other fields are visible before hw sees vl=3D1. */ + dma_wmb(); + WRITE_ONCE(ent->cxt_ctl_ptr, cpu_to_le64(cxt_ctl_ptr)); + + return 0; +} + +/* + * Make the context control structure hierarchy valid from the POV of + * the SDXI implementation. This may eventually involve allocation of + * a L1 table page, so it needs to be fallible. + */ +static int sdxi_publish_cxt(const struct sdxi_cxt *cxt) +{ + struct sdxi_cxt_ctl_cfg ctl_cfg; + struct sdxi_cxt_L1_cfg L1_cfg; + struct sdxi_cxt_L1_ent *ent; + u8 l1_idx; + int err; + + if (WARN_ONCE(cxt->id > cxt->sdxi->max_cxtid, + "can't install cxt with id %u (limit %u)", + cxt->id, cxt->sdxi->max_cxtid)) + return -EINVAL; + + ctl_cfg =3D (typeof(ctl_cfg)) { + .se =3D 1, + .csa =3D 1, + .ds_ring_ptr =3D cxt->sq->ring_dma, + .ds_ring_sz =3D cxt->sq->ring_size >> 6, + .cxt_sts_ptr =3D cxt->sq->cxt_sts_dma, + .write_index_ptr =3D cxt->sq->write_index_dma, + }; + + err =3D configure_cxt_ctl(cxt->cxt_ctl, &ctl_cfg); + if (err) + return err; + + l1_idx =3D ID_TO_L1_INDEX(cxt->id); + + ent =3D &cxt->sdxi->L1_table->entry[l1_idx]; + + L1_cfg =3D (typeof(L1_cfg)) { + .ka =3D 1, + .pv =3D 0, + .cxt_ctl_ptr =3D cxt->cxt_ctl_dma, + .akey_sz =3D akey_table_order(cxt->akey_table), + .akey_ptr =3D cxt->akey_table_dma, + .cxt_pasid =3D IOMMU_NO_PASID, + .max_buffer =3D 11, /* 4GB */ + .opb_000_enb =3D cxt->sdxi->op_grp_cap, + }; + + return configure_L1_entry(ent, &L1_cfg); + /* todo: need to send DSC_CXT_UPD to admin */ +} + static void free_admin_cxt(void *ptr) { struct sdxi_dev *sdxi =3D ptr; @@ -115,13 +267,23 @@ static void free_admin_cxt(void *ptr) =20 int sdxi_admin_cxt_init(struct sdxi_dev *sdxi) { + int err; + struct sdxi_sq *sq; + struct sdxi_cxt *cxt __free(sdxi_cxt) =3D sdxi_alloc_cxt(sdxi); if (!cxt) return -ENOMEM; =20 + sq =3D cxt->sq; + /* SDXI 1.0 4.1.8.4.b: Set CXT_STS.state to CXTV_RUN. */ + sq->cxt_sts->state =3D FIELD_PREP(SDXI_CXT_STS_STATE, CXTV_RUN); cxt->id =3D SDXI_ADMIN_CXT_ID; cxt->db =3D sdxi->dbs + cxt->id * sdxi->db_stride; =20 + err =3D sdxi_publish_cxt(cxt); + if (err) + return err; + sdxi->admin_cxt =3D no_free_ptr(cxt); =20 return devm_add_action_or_reset(sdxi->dev, free_admin_cxt, sdxi); diff --git a/drivers/dma/sdxi/context.h b/drivers/dma/sdxi/context.h index a29387900df7..65b773446ba3 100644 --- a/drivers/dma/sdxi/context.h +++ b/drivers/dma/sdxi/context.h @@ -20,6 +20,13 @@ struct sdxi_akey_table { struct sdxi_akey_ent entry[SZ_4K / sizeof(struct sdxi_akey_ent)]; }; =20 +/* For encoding the akey table size in CXT_L1_ENT's akey_sz. */ +static inline u8 akey_table_order(const struct sdxi_akey_table *tbl) +{ + static_assert(sizeof(*tbl) =3D=3D SZ_4K); + return 0; +} + /* Submission Queue */ struct sdxi_sq { u32 ring_entries; diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h index b66eb22f7f90..46424376f26f 100644 --- a/drivers/dma/sdxi/hw.h +++ b/drivers/dma/sdxi/hw.h @@ -45,8 +45,16 @@ static_assert(sizeof(struct sdxi_cxt_L2_table) =3D=3D 40= 96); /* SDXI 1.0 Table 3-3: Context Level 1 Table Entry (CXT_L1_ENT) */ struct sdxi_cxt_L1_ent { __le64 cxt_ctl_ptr; +#define SDXI_CXT_L1_ENT_VL BIT_ULL(0) +#define SDXI_CXT_L1_ENT_KA BIT_ULL(1) +#define SDXI_CXT_L1_ENT_PV BIT_ULL(2) +#define SDXI_CXT_L1_ENT_CXT_CTL_PTR GENMASK_ULL(63, 6) __le64 akey_ptr; +#define SDXI_CXT_L1_ENT_AKEY_SZ GENMASK_ULL(3, 0) +#define SDXI_CXT_L1_ENT_AKEY_PTR GENMASK_ULL(63, 12) __le32 misc0; +#define SDXI_CXT_L1_ENT_PASID GENMASK(19, 0) +#define SDXI_CXT_L1_ENT_MAX_BUFFER GENMASK(23, 20) __le32 opb_000_enb; __u8 rsvd_0[8]; } __packed; @@ -62,10 +70,17 @@ static_assert(sizeof(struct sdxi_cxt_L1_table) =3D=3D 4= 096); /* SDXI 1.0 Table 3-4: Context Control (CXT_CTL) */ struct sdxi_cxt_ctl { __le64 ds_ring_ptr; +#define SDXI_CXT_CTL_VL BIT_ULL(0) +#define SDXI_CXT_CTL_QOS GENMASK_ULL(3, 2) +#define SDXI_CXT_CTL_SE BIT_ULL(4) +#define SDXI_CXT_CTL_CSA BIT_ULL(5) +#define SDXI_CXT_CTL_DS_RING_PTR GENMASK_ULL(63, 6) __le32 ds_ring_sz; __u8 rsvd_0[4]; __le64 cxt_sts_ptr; +#define SDXI_CXT_CTL_CXT_STS_PTR GENMASK_ULL(63, 4) __le64 write_index_ptr; +#define SDXI_CXT_CTL_WRITE_INDEX_PTR GENMASK_ULL(63, 3) __u8 rsvd_1[32]; } __packed; static_assert(sizeof(struct sdxi_cxt_ctl) =3D=3D 64); diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index f723bead4d93..a0fef057b00b 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -15,6 +15,15 @@ =20 #include "mmio.h" =20 +#define ID_TO_L1_INDEX(id) ((id) & 0x7F) + +#define DESC_RING_BASE_PTR_SHIFT 6 +#define CXT_STATUS_PTR_SHIFT 4 +#define WRT_INDEX_PTR_SHIFT 3 + +#define L1_CXT_CTRL_PTR_SHIFT 6 +#define L1_CXT_AKEY_PTR_SHIFT 12 + struct sdxi_dev; =20 /** --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D53BD4D2EE7; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; cv=none; b=k8BqARy/+P27uKDktZWN0QcyNdIOA/qJWQlc8Nsy3rFUK52qQ0xqe13km02fI9P/qnaIysZJAgbqHniOB63Hs6SHp8e4TiWZkPnMs7+OyzwsI6nl4tp31zVnBGn4YxgYi5MP29W7tXUYFstdXOlsWgbJWt15sONw78ioYsvjflQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526997; c=relaxed/simple; bh=Hv18qnmVP49lgAPJzB4Ai3Se7PHw98dI7KO+ks9zLYI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=g7LKmBETHzUnxTak2PwKi8XYUw0j6ZDe2oIpt09OAORyG2TZ7fqNqgY2KRczPxckkz8ttloyFH2sVc0Qtlh++HfdyWAzRChJVPsFHw1fBLXvacvr8QkhAZqm6ydcEnEdHIvBdsQeuRlZ47QH/wSL2LoP86foPSR5Va7E8BNsSBY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=cLHS871x; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="cLHS871x" Received: by smtp.kernel.org (Postfix) with ESMTPS id B95ECC2BCFB; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=Hv18qnmVP49lgAPJzB4Ai3Se7PHw98dI7KO+ks9zLYI=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=cLHS871xIEmUL5T7rruuWaHRjYr+HF+N+s1ZOPK1tuIn4UmTxZ9A0wtsEg06nNc1w sDYPGMLcNG4RTN7RG4vumZ/qFHdImw4pY/xbCLFD4ytWVg2gxG1eNLNhHSyQKTd7mM UYsLSf1scYLqspLe2h4EpUjcN7vbrSXIVuQ+AZfxKyPfgNvXxlCZIDFsv32ebD32We 5wwHO3QH/eIC0cA2aNh3KnBDl2TrENvykYRPwEQQRJh/O8zdPKq8i/F4uxDhs7oYAE ++6WUYCFXnQ0tGrFHulcpu4ALrxTHDa0/9kMPtyyEEiU0Ja+wjwSoxey0n/DUF8KZF YfYC0oQZ2yoBQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id B37CCCD4840; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:21 -0500 Subject: [PATCH v2 09/23] dmaengine: sdxi: Start functions on probe, stop on remove Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-9-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=3870; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=w38fFzvZT8cwDFoe83kJ8+kmcasB/It8RRA2HbLwDYg=; b=UlyvxlY9BI1oKdHNamgkKLqtbyKJqV1da+FzmaanliZSHxIhi9Nw0sV3WBDw5s9HOPRn7tXKA P7zBYedD6RfCSlvbVuvWKcOsX+T6k0jq4H6kNI6fbUFuKoVte7F0yKU X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Following admin context setup in the previous patch, drive each SDXI function to active state during probe. This is done by writing GSRV_ACTIVE to MMIO_CTL0.fn_gsr and polling MMIO_STS0.fn_gsv until the function reaches GSV_ACTIVE or an error state. A 1-second timeout has been sufficient in practice so far. Introduce sdxi_unregister() to stop the function during remove and wire it up via the pci_driver .remove callback. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/device.c | 49 +++++++++++++++++++++++++++++++++++++++++++= +++- drivers/dma/sdxi/pci.c | 6 ++++++ drivers/dma/sdxi/sdxi.h | 1 + 3 files changed, 55 insertions(+), 1 deletion(-) diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index 9d8729b62685..204841afa5b7 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -89,6 +89,42 @@ static void sdxi_write_fn_gsr(struct sdxi_dev *sdxi, enu= m sdxi_fn_gsr cmd) sdxi_write64(sdxi, SDXI_MMIO_CTL0, ctl0); } =20 +/* + * Transition the function from stopped state to active. + * See SDXI 1.0 4.1 SDXI Function State. + */ +static int sdxi_dev_start(struct sdxi_dev *sdxi) +{ + enum sdxi_fn_gsv status =3D sdxi_dev_gsv(sdxi); + int ret; + + if (status !=3D SDXI_GSV_STOP) { + dev_err(sdxi->dev, + "can't activate busy device (unexpected gsv: %s)\n", + gsv_str(status)); + return -EBUSY; + } + + sdxi_write_fn_gsr(sdxi, SDXI_GSRV_ACTIVE); + + ret =3D sdxi_dev_gsv_poll(sdxi, status, + status =3D=3D SDXI_GSV_ACTIVE || + status =3D=3D SDXI_GSV_ERROR); + if (ret) { + dev_err(sdxi->dev, "activation timed out, current state: %s\n", + gsv_str(status)); + return ret; + } + + if (status =3D=3D SDXI_GSV_ERROR) { + dev_err(sdxi->dev, "went to error state during activation\n"); + return -EIO; + } + + dev_dbg(sdxi->dev, "activated\n"); + return 0; +} + /* Get the device to the GSV_STOP state. */ static int sdxi_dev_stop(struct sdxi_dev *sdxi) { @@ -222,7 +258,11 @@ static int sdxi_fn_activate(struct sdxi_dev *sdxi) if (err) return err; =20 - return 0; + /* + * SDXI 1.0 4.1.8.9: Set MMIO_CTL0.fn_gsr to GSRV_ACTIVE and + * wait for MMIO_STS0.fn_gsv to reach GSV_ACTIVE or GSV_ERROR. + */ + return sdxi_dev_start(sdxi); } =20 static int sdxi_device_init(struct sdxi_dev *sdxi) @@ -281,3 +321,10 @@ int sdxi_register(struct device *dev, const struct sdx= i_bus_ops *ops) =20 return sdxi_device_init(sdxi); } + +void sdxi_unregister(struct device *dev) +{ + struct sdxi_dev *sdxi =3D dev_get_drvdata(dev); + + sdxi_dev_stop(sdxi); +} diff --git a/drivers/dma/sdxi/pci.c b/drivers/dma/sdxi/pci.c index 9ac94d6f8b96..0f72cd359cf5 100644 --- a/drivers/dma/sdxi/pci.c +++ b/drivers/dma/sdxi/pci.c @@ -63,6 +63,11 @@ static int sdxi_pci_probe(struct pci_dev *pdev, return sdxi_register(&pdev->dev, &sdxi_pci_ops); } =20 +static void sdxi_pci_remove(struct pci_dev *pdev) +{ + sdxi_unregister(&pdev->dev); +} + static const struct pci_device_id sdxi_id_table[] =3D { { PCI_DEVICE_CLASS(PCI_CLASS_ACCELERATOR_SDXI, 0xffffff) }, { } @@ -73,6 +78,7 @@ static struct pci_driver sdxi_driver =3D { .name =3D "sdxi", .id_table =3D sdxi_id_table, .probe =3D sdxi_pci_probe, + .remove =3D sdxi_pci_remove, .sriov_configure =3D pci_sriov_configure_simple, }; =20 diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index a0fef057b00b..7462fb912dc6 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -64,6 +64,7 @@ struct sdxi_dev { }; =20 int sdxi_register(struct device *dev, const struct sdxi_bus_ops *ops); +void sdxi_unregister(struct device *dev); =20 static inline u64 sdxi_read64(const struct sdxi_dev *sdxi, enum sdxi_reg r= eg) { --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EAB304D2EF1; Mon, 11 May 2026 19:16:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=uwbnmdiNKMoZXx3Yg2CHoIGpZ1VgXY0eMJLSYh8NAf3gfLNBEEvwmUZ8CRDyGve67ndyYBuLmbFPFuwbpyj4aymwbO9t5+CjiEGdr0fesyUqsvdmCtOOls/VzqbRk8HhjwOPSU5hKVs3FCGGeesQxuUyeeCaF6fn6yESAPCKREQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=XZT21x7UgdGHHXRsKzDYwODjJBvme12XqCGxlgh3+fI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oWHn4zwk0/jBeQSPsztAeCVYOdUYPoz7zOn5RGGM884snAIo87MaUloEIuxW/QSI67tYbn6+1cTGsS6Ve24gOOvuCWp4wRmQbrYf0es/n2/nlK8CC5fYoiSHlAIpRhXbSdUrzqhZBOtz5ijBscaVTkFi5nNJeoMe4Kjj49fvM1o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=U9MGn62E; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="U9MGn62E" Received: by smtp.kernel.org (Postfix) with ESMTPS id CAC32C2BCFA; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=XZT21x7UgdGHHXRsKzDYwODjJBvme12XqCGxlgh3+fI=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=U9MGn62EOmsF/L4X7vqzJbhnaMRKGwwEzuHi6BON7fgF2YgEzuBRHaD1GVIIKxZi1 YGIRUWBMUDWguDq1xRKs5imSI326F88Ip3Qz+J+E/l7ObZy4WZrYW35WRrvKmoe/+u B+a7Jdp5c9i2tIADFXPndALIwZT7ie2SIPi460yFPDH8K7mdP1+MN1hGGDPWqro2zj Hu6AMRFE4Vjo0dd6giNWfWTEne819HMMz2Vm4VAuQDBqlrZOG1cxVXaoAi5qximkdf g+0Iz67RCIqUkKA1gKw7bwlHOS5u1WriQlRwhrJQ2gOxhcaH1zVQogIe81/nyyOHDs cBOCWlWoqENjQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id C37B8CD4851; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:22 -0500 Subject: [PATCH v2 10/23] dmaengine: sdxi: Complete administrative context jump start Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-10-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=2061; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=qZNHCbrTwVMWVauKeGKxVay61YI1RSEUJLtl5aJfQj8=; b=7TVXYXsPfHvgr1ReZZ0PJAF7bkOEu4IJ/XJL0fLrlKosSSb1Sh3cZuQOwKN7Gzbx+6Ji1xcpl 7LNGttcAAm2B+bdM/45+xEMBsHosj48kzrz7K2YU7wsbax1KvLYuNx/ X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Now that the SDXI function has been placed in active state, the admin context can finally be started by writing its doorbell. Introduce a sdxi_cxt_push_doorbell() helper to simplify this for callers; it will be used in all descriptor submission paths. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/context.h | 6 ++++++ drivers/dma/sdxi/device.c | 15 ++++++++++++++- 2 files changed, 20 insertions(+), 1 deletion(-) diff --git a/drivers/dma/sdxi/context.h b/drivers/dma/sdxi/context.h index 65b773446ba3..8dd6beb7a642 100644 --- a/drivers/dma/sdxi/context.h +++ b/drivers/dma/sdxi/context.h @@ -7,6 +7,7 @@ #define DMA_SDXI_CONTEXT_H =20 #include +#include #include =20 #include "hw.h" @@ -58,4 +59,9 @@ struct sdxi_cxt { =20 int sdxi_admin_cxt_init(struct sdxi_dev *sdxi); =20 +static inline void sdxi_cxt_push_doorbell(struct sdxi_cxt *cxt, u64 index) +{ + iowrite64(index, cxt->db); +} + #endif /* DMA_SDXI_CONTEXT_H */ diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index 204841afa5b7..8e621875b10b 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -262,7 +262,20 @@ static int sdxi_fn_activate(struct sdxi_dev *sdxi) * SDXI 1.0 4.1.8.9: Set MMIO_CTL0.fn_gsr to GSRV_ACTIVE and * wait for MMIO_STS0.fn_gsv to reach GSV_ACTIVE or GSV_ERROR. */ - return sdxi_dev_start(sdxi); + err =3D sdxi_dev_start(sdxi); + if (err) + return err; + + /* + * SDXI 1.0 4.1.8.10.b: Start the admin context using method + * #3 ("Jump Start 1") from 4.3.4 Starting A Context and + * Context Signaling. We haven't queued any descriptors to the + * admin context at this point, so the appropriate value for + * the doorbell is 0. + */ + sdxi_cxt_push_doorbell(sdxi->admin_cxt, 0); + + return 0; } =20 static int sdxi_device_init(struct sdxi_dev *sdxi) --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 135BC4D2EFE; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=qKwaAhXj6Laf30Ygm4tO62P3aZD/Q9BNS1cFFlLddz1pXhhDlBZj7zOUlha9PjbEVDWLRWZPVpYOkEEDcN+Uq4qc8usIborJACqnzckd5ryR8M5kflkK/7E6FYCfejrUKSWB+jc4i7ZrOGJnsFZca03TTw4OfP3EqzcEa6lNxYg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=OeCVQsV5hiu5LI8vf1K1udE2KzjPKtpUftBTiUp7HTU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=W6VDPFgjEV5MPDckcLZyT+TvqKXaAyh4SH24yP//TeqGiiLH/bXil/Y65DVaTSYaPSzfvahq/KugNFX6WcEoQZUEVzTc9iU5LGxO0tf4xKPXHCwekVGm0XfVl5oBlXGF7kbBw94JpXzZNf2FzRV2jp4omoVAU9tRdAotKq94tpA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=hY/LRG1r; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="hY/LRG1r" Received: by smtp.kernel.org (Postfix) with ESMTPS id E071FC4AF0C; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526997; bh=OeCVQsV5hiu5LI8vf1K1udE2KzjPKtpUftBTiUp7HTU=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=hY/LRG1rSvPRJlLVBwXbppTpzmJfjc9UUD8/FnuLHMTXwaCq8ZTUwUbvZ3C2TQBA7 1WpYuUv/ptk62uTM4SUQbg+Wmd1LJgqphuzv8Ds+ER0+BtgeCaEff6LY0NWIHVx68k O3ORAOnbphDKnN7VQR4ob+Ib6f2lXYn2/d4DWMS6mk3amiy9FsAvIARNIPRx01pEIJ aXI3bPyWnQT9WlERD5jUsaaQorZOUVGKYF11ko20Oy5kYJ+KjTloozsxfCCSSRcgVK 7pr2iI83YWxAvFoUPlMP8btSqqFv/PH/oePfMvQ0rd0Uoe5nnjSi7SHdr1SNWxDKtd 8gqABBdQzeSNg== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id D5F48CD4840; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:23 -0500 Subject: [PATCH v2 11/23] dmaengine: sdxi: Add client context alloc and release APIs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-11-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=7937; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=VjGJJnutoIQBzqsUQGWQ33TreaYKPWyLs/IDOcXPrp8=; b=qFqIfPrdinaFVKsG2COdP5+uxfBDd/0Zru/4vojw3xUi5j8hAExWYU+/TDQW3979TVp924INf dByxOAxq740Do+YWTBhxaweagZ/MmXL/o9MSweTe9wpmfab0GxFc+wt X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Expose sdxi_cxt_new() and sdxi_cxt_exit(), which are the rest of the driver's entry points to creating and releasing SDXI contexts. Track client contexts in a device-wide allocating xarray, mapping context ID to the context object. The admin context always has ID 0, so begin allocations at 1. Define a local sdxi_cxt_id class to facilitate early allocation (before committing more resources) and automatic release of context IDs. Introduce new code to invalidate a context's entry in the L1 table on deallocation. Support for starting and stopping contexts will be added in changes to follow. The only expected user of sdxi_cxt_new() and sdxi_cxt_exit() at this point is the DMA engine provider code where a client context per channel will be created. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/context.c | 122 +++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/context.h | 13 +++++ drivers/dma/sdxi/device.c | 8 +++ drivers/dma/sdxi/sdxi.h | 2 + 4 files changed, 145 insertions(+) diff --git a/drivers/dma/sdxi/context.c b/drivers/dma/sdxi/context.c index c0b55c945cc4..c0b294836ede 100644 --- a/drivers/dma/sdxi/context.c +++ b/drivers/dma/sdxi/context.c @@ -44,6 +44,10 @@ static void sdxi_free_cxt(struct sdxi_cxt *cxt) struct sdxi_dev *sdxi =3D cxt->sdxi; struct sdxi_sq *sq =3D cxt->sq; =20 + /* Release the id if this is a client context. */ + if (cxt->id) + WARN_ON(xa_erase(&sdxi->client_cxts, cxt->id) !=3D cxt); + if (cxt->cxt_ctl) dma_pool_free(sdxi->cxt_ctl_pool, cxt->cxt_ctl, cxt->cxt_ctl_dma); @@ -154,6 +158,16 @@ static int configure_cxt_ctl(struct sdxi_cxt_ctl *ctl,= const struct sdxi_cxt_ctl return 0; } =20 +static void invalidate_cxtl_ctl(struct sdxi_cxt_ctl *ctl) +{ + u64 ds_ring_ptr =3D le64_to_cpu(ctl->ds_ring_ptr); + + FIELD_MODIFY(SDXI_CXT_CTL_VL, &ds_ring_ptr, 0); + WRITE_ONCE(ctl->ds_ring_ptr, cpu_to_le64(ds_ring_ptr)); + dma_wmb(); + *ctl =3D (typeof(*ctl)) { 0 }; +} + /* * Logical representation of CXT_L1_ENT subfields. */ @@ -208,6 +222,16 @@ static int configure_L1_entry(struct sdxi_cxt_L1_ent *= ent, return 0; } =20 +static void invalidate_L1_entry(struct sdxi_cxt_L1_ent *ent) +{ + u64 cxt_ctl_ptr =3D le64_to_cpu(ent->cxt_ctl_ptr); + + FIELD_MODIFY(SDXI_CXT_L1_ENT_VL, &cxt_ctl_ptr, 0); + WRITE_ONCE(ent->cxt_ctl_ptr, cpu_to_le64(cxt_ctl_ptr)); + dma_wmb(); + *ent =3D (typeof(*ent)) { 0 }; +} + /* * Make the context control structure hierarchy valid from the POV of * the SDXI implementation. This may eventually involve allocation of @@ -258,6 +282,17 @@ static int sdxi_publish_cxt(const struct sdxi_cxt *cxt) /* todo: need to send DSC_CXT_UPD to admin */ } =20 +/* Invalidate a context. */ +static void sdxi_rescind_cxt(struct sdxi_cxt *cxt) +{ + u8 l1_idx =3D ID_TO_L1_INDEX(cxt->id); + struct sdxi_cxt_L1_ent *ent =3D &cxt->sdxi->L1_table->entry[l1_idx]; + + invalidate_L1_entry(ent); + invalidate_cxtl_ctl(cxt->cxt_ctl); + /* todo: need to send DSC_CXT_UPD to admin */ +} + static void free_admin_cxt(void *ptr) { struct sdxi_dev *sdxi =3D ptr; @@ -288,3 +323,90 @@ int sdxi_admin_cxt_init(struct sdxi_dev *sdxi) =20 return devm_add_action_or_reset(sdxi->dev, free_admin_cxt, sdxi); } + +/* + * Temporary owner for context id until it can be assigned to a + * context object; enables scope-based cleanup. + */ +struct sdxi_cxt_id { + struct sdxi_dev *sdxi; + u16 index; +}; + +static void sdxi_cxt_id_dtor(const struct sdxi_cxt_id *cxt_id) +{ + if (cxt_id->index =3D=3D 0) + return; + WARN_ON(xa_erase(&cxt_id->sdxi->client_cxts, cxt_id->index) !=3D NULL); +} + +static struct sdxi_cxt_id sdxi_cxt_id_ctor(struct sdxi_dev *sdxi) +{ + struct xa_limit limit =3D XA_LIMIT(1, sdxi->max_cxtid); + u32 index; + + return (struct sdxi_cxt_id) { + .sdxi =3D sdxi, + .index =3D xa_alloc(&sdxi->client_cxts, &index, NULL, + limit, GFP_KERNEL) ? 0 : (u16)index, + }; +} + +DEFINE_CLASS(sdxi_cxt_id, struct sdxi_cxt_id, sdxi_cxt_id_dtor(&_T), + sdxi_cxt_id_ctor(sdxi), struct sdxi_dev *sdxi) + +static bool sdxi_cxt_id_valid(const struct sdxi_cxt_id *cxt_id) +{ + return cxt_id->index > 0; +} + +/* + * Transfer ownership of the id to the context object, recording the + * context pointer in the device's client_cxt xarray. sdxi_cxt_free() + * is responsible for releasing the id from now on. + */ +static void sdxi_cxt_id_assign(struct sdxi_cxt *cxt, struct sdxi_cxt_id *c= xt_id) +{ + /* We reserved the space in the constructor so this should not fail. */ + WARN_ON(xa_store(&cxt_id->sdxi->client_cxts, + cxt_id->index, cxt, GFP_KERNEL)); + cxt->id =3D cxt_id->index; + cxt_id->index =3D 0; +} + +/* + * Allocate a context for in-kernel use. Starting the context is the + * caller's responsibility. + */ +struct sdxi_cxt *sdxi_cxt_new(struct sdxi_dev *sdxi) +{ + /* + * Ensure an ID is available before allocating memory for the + * context and its control structures. + */ + CLASS(sdxi_cxt_id, id)(sdxi); + if (!sdxi_cxt_id_valid(&id)) + return NULL; + + struct sdxi_cxt *cxt __free(sdxi_cxt) =3D sdxi_alloc_cxt(sdxi); + if (!cxt) + return NULL; + + sdxi_cxt_id_assign(cxt, &id); + + cxt->db =3D sdxi->dbs + cxt->id * sdxi->db_stride; + + if (sdxi_publish_cxt(cxt)) + return NULL; + + return_ptr(cxt); +} + +void sdxi_cxt_exit(struct sdxi_cxt *cxt) +{ + if (WARN_ON(sdxi_cxt_is_admin(cxt))) + return; + + sdxi_rescind_cxt(cxt); + sdxi_free_cxt(cxt); +} diff --git a/drivers/dma/sdxi/context.h b/drivers/dma/sdxi/context.h index 8dd6beb7a642..b422a04ae4db 100644 --- a/drivers/dma/sdxi/context.h +++ b/drivers/dma/sdxi/context.h @@ -59,6 +59,19 @@ struct sdxi_cxt { =20 int sdxi_admin_cxt_init(struct sdxi_dev *sdxi); =20 +struct sdxi_cxt *sdxi_cxt_new(struct sdxi_dev *sdxi); +void sdxi_cxt_exit(struct sdxi_cxt *cxt); + +static inline struct sdxi_cxt *to_admin_cxt(const struct sdxi_cxt *cxt) +{ + return cxt->sdxi->admin_cxt; +} + +static inline bool sdxi_cxt_is_admin(const struct sdxi_cxt *cxt) +{ + return cxt =3D=3D to_admin_cxt(cxt); +} + static inline void sdxi_cxt_push_doorbell(struct sdxi_cxt *cxt, u64 index) { iowrite64(index, cxt->db); diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index 8e621875b10b..cc289b271ae2 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -17,6 +17,7 @@ #include #include #include +#include =20 #include "context.h" #include "hw.h" @@ -326,6 +327,7 @@ int sdxi_register(struct device *dev, const struct sdxi= _bus_ops *ops) =20 sdxi->dev =3D dev; sdxi->bus_ops =3D ops; + xa_init_flags(&sdxi->client_cxts, XA_FLAGS_ALLOC1); dev_set_drvdata(dev, sdxi); =20 err =3D sdxi->bus_ops->init(sdxi); @@ -338,6 +340,12 @@ int sdxi_register(struct device *dev, const struct sdx= i_bus_ops *ops) void sdxi_unregister(struct device *dev) { struct sdxi_dev *sdxi =3D dev_get_drvdata(dev); + struct sdxi_cxt *cxt; + unsigned long index; + + xa_for_each(&sdxi->client_cxts, index, cxt) + sdxi_cxt_exit(cxt); + xa_destroy(&sdxi->client_cxts); =20 sdxi_dev_stop(sdxi); } diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index 7462fb912dc6..1786da7642cc 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -12,6 +12,7 @@ #include #include #include +#include =20 #include "mmio.h" =20 @@ -59,6 +60,7 @@ struct sdxi_dev { struct dma_pool *cst_blk_pool; =20 struct sdxi_cxt *admin_cxt; + struct xarray client_cxts; /* context id -> (struct sdxi_cxt *) */ =20 const struct sdxi_bus_ops *bus_ops; }; --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 38F974D8D93; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=BTbZ/OsAhAmkU3xteZ3Oofuzuozah8TDXSfcZsXR/8JjBsjsLJ4Ic9y23I2mCEI8NlVxUQ8KgQPgpwRq1JV9UUCsqLKS5qqSYxxTHBSM6+NIAZy8LNbWr5ccW7Cs7/VvIuu658B3xiMv3Mfg4JlEby8h3R4eLUS9Z3uEZbR2rOI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=xxT9mMOAEGuDMjZLwziH1Ipt7ACTePwF9BavAIYIb1w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MnoIzzW64YGo6rAWtk8Kq4J1Xcv55Y29ulSvwirSw6NzZlxLWbjyuv5BdmeFruLNL0SBZmG23jbJYJ6bIwZAFtE/YZ3pOp6CMbs69tNXKf5lpj2RnO9JS2n1nkMD+T1vP48hD2BnmWghZ1dQy+5vrNt9p0ZsKvvhBr5solrVS0A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=N4Bl7/kE; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="N4Bl7/kE" Received: by smtp.kernel.org (Postfix) with ESMTPS id 0052EC4AF16; Mon, 11 May 2026 19:16:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=xxT9mMOAEGuDMjZLwziH1Ipt7ACTePwF9BavAIYIb1w=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=N4Bl7/kE328UWGUwrewYMMPBTcDLWuz7JmPvViWj5wcbmZxvCVrtdV8uo6qIY8vHy 9sdhLBRccfAdyk/h1z6ATTcHpCFU70QDqU0WRp0jSI53YWyj5w2GPGc+PV6E+Q9CFX HZ7h3U7ok4lHR2D4rarMfQOrGxb5u/heBFNt89z9rKErVOlzRJoDGhUQgp48WZSS4i XopZMEqve15qxFaE0IGtuVP2is9+v++M1kbPZ282UqjTRKKky+zmFm8Yy3E81dyV5o jKku+Y0GnmSkjbE+txkTMuaInsN4D0wifaCWMtauuYQ7Wk2OyK/fLvpxZ8RfqfEzO0 JtO9/Jo2kD4jw== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id E6AB0CD37BE; Mon, 11 May 2026 19:16:37 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:24 -0500 Subject: [PATCH v2 12/23] dmaengine: sdxi: Add descriptor ring management Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-12-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=9273; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=deLGQ/iAEakcVPuXq4KEWexXIBlxgCax58+70kcxFbk=; b=lPn/zTVE4dr0tLPJuRAwYkwn+eRYi5rcdthpkYEa8EWJcoeS1Q3fuy5R+RMnWSvxRYCRlSVNP Z/H7o/Ibx1aChZ+GKCE+6ZGkeg0oWfcbn02EOKYKwqMT51hxqVspix2 X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Introduce a library for managing SDXI descriptor ring state. It encapsulates determining the next free space in the ring to deposit descriptors and performing the update of the write index correctly, as well as iterating over slices (reservations) of the ring without dealing directly with ring offsets/indexes. The central abstraction is sdxi_ring_state, which maintains the write index and a wait queue. An internal spin lock serializes checks for space in the ring and updates to the write index. Reservations (sdxi_ring_resv) are intended to be short-lived on-stack objects representing slices of the ring for callers to populate with descriptors. Both blocking and non-blocking reservation APIs are provided. Descriptor access within a reservation is provided via sdxi_ring_resv_next() and sdxi_ring_resv_foreach(). Completion handlers must call sdxi_ring_wake_up() when descriptors have been consumed so that blocked reservations can proceed. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/Makefile | 3 +- drivers/dma/sdxi/ring.c | 159 ++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/ring.h | 84 ++++++++++++++++++++++++ 3 files changed, 245 insertions(+), 1 deletion(-) diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile index 2178f274831c..23536a1defc3 100644 --- a/drivers/dma/sdxi/Makefile +++ b/drivers/dma/sdxi/Makefile @@ -3,6 +3,7 @@ obj-$(CONFIG_SDXI) +=3D sdxi.o =20 sdxi-objs +=3D \ context.o \ - device.o + device.o \ + ring.o =20 sdxi-$(CONFIG_PCI_MSI) +=3D pci.o diff --git a/drivers/dma/sdxi/ring.c b/drivers/dma/sdxi/ring.c new file mode 100644 index 000000000000..91b28c7afbbf --- /dev/null +++ b/drivers/dma/sdxi/ring.c @@ -0,0 +1,159 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI descriptor ring state management. Handles advancing the write + * index correctly and supplies "reservations" i.e. slices of the ring + * to be filled with descriptors. + * + * Copyright Advanced Micro Devices, Inc. + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "ring.h" +#include "hw.h" + +/* + * Initialize ring management state. Caller is responsible for + * allocating, mapping, and initializing the actual control structures + * shared with hardware: the indexes and ring array. + */ +void sdxi_ring_state_init(struct sdxi_ring_state *rs, const __le64 *read_i= ndex, + __le64 *write_index, u32 entries, + struct sdxi_desc descs[static SZ_1K]) +{ + WARN_ON_ONCE(!read_index); + WARN_ON_ONCE(!write_index); + /* + * See SDXI 1.0 Table 3-1 Memory Structure Summary. Minimum + * descriptor ring size in bytes is 64KB; thus 1024 64-byte + * entries. + */ + WARN_ON_ONCE(entries < SZ_1K); + + *rs =3D (typeof(*rs)) { + .write_index =3D le64_to_cpu(*write_index), + .write_index_ptr =3D write_index, + .read_index_ptr =3D read_index, + .entries =3D entries, + .entry =3D descs, + }; + spin_lock_init(&rs->lock); + init_waitqueue_head(&rs->wqh); +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_ring_state_init); + +static u64 sdxi_ring_state_load_ridx(struct sdxi_ring_state *rs) +{ + lockdep_assert_held(&rs->lock); + return le64_to_cpu(READ_ONCE(*rs->read_index_ptr)); +} + +static void sdxi_ring_state_store_widx(struct sdxi_ring_state *rs, u64 new= _widx) +{ + lockdep_assert_held(&rs->lock); + rs->write_index =3D new_widx; + WRITE_ONCE(*rs->write_index_ptr, cpu_to_le64(new_widx)); +} + +/* Non-blocking ring reservation. Callers must handle ring full (-EBUSY). = */ +int sdxi_ring_try_reserve(struct sdxi_ring_state *rs, size_t nr, + struct sdxi_ring_resv *resv) +{ + u64 new_widx; + + /* + * Caller bug, warn and reject. + */ + if (WARN_ONCE(nr < 1 || nr > rs->entries, + "Reservation of size %zu requested from ring of size %u\n", + nr, rs->entries)) + return -EINVAL; + + scoped_guard(spinlock_irqsave, &rs->lock) { + u64 ridx =3D sdxi_ring_state_load_ridx(rs); + + /* + * Bug: the read index should never exceed the write index. + * TODO: sdxi_err() or similar; need a reference to + * the device. + */ + if (ridx > rs->write_index) + return -EIO; + + new_widx =3D rs->write_index + nr; + + /* + * Not enough space available right now. + * TODO: sdxi_dbg() or tracepoint here. + */ + if (new_widx - ridx > rs->entries) + return -EBUSY; + + sdxi_ring_state_store_widx(rs, new_widx); + } + + *resv =3D (typeof(*resv)) { + .rs =3D rs, + .range =3D { + .start =3D new_widx - nr, + .end =3D new_widx - 1, + }, + .iter =3D new_widx - nr, + }; + + return 0; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_ring_try_reserve); + +/* Blocking ring reservation. Retries until success or non-transient error= . */ +int sdxi_ring_reserve(struct sdxi_ring_state *rs, size_t nr, + struct sdxi_ring_resv *resv) +{ + int ret; + + wait_event(rs->wqh, + (ret =3D sdxi_ring_try_reserve(rs, nr, resv)) !=3D -EBUSY); + + return ret; +} + +/* Completion code should call this whenever descriptors have been consume= d. */ +void sdxi_ring_wake_up(struct sdxi_ring_state *rs) +{ + wake_up_all(&rs->wqh); +} + +static struct sdxi_desc * +sdxi_desc_ring_entry(const struct sdxi_ring_state *rs, u64 index) +{ + return &rs->entry[do_div(index, rs->entries)]; +} + +struct sdxi_desc *sdxi_ring_resv_next(struct sdxi_ring_resv *resv) +{ + if (resv->range.start <=3D resv->iter && resv->iter <=3D resv->range.end) + return sdxi_desc_ring_entry(resv->rs, resv->iter++); + /* + * Caller has iterated to the end of the reservation. + */ + if (resv->iter =3D=3D resv->range.end + 1) + return NULL; + /* + * Should happen only if caller messed with internal + * reservation state. + */ + WARN_ONCE(1, "reservation[%llu,%llu] with iter %llu", + resv->range.start, resv->range.end, resv->iter); + return NULL; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_ring_resv_next); diff --git a/drivers/dma/sdxi/ring.h b/drivers/dma/sdxi/ring.h new file mode 100644 index 000000000000..d5682687c05c --- /dev/null +++ b/drivers/dma/sdxi/ring.h @@ -0,0 +1,84 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* Copyright Advanced Micro Devices, Inc. */ +#ifndef DMA_SDXI_RING_H +#define DMA_SDXI_RING_H + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "hw.h" + +/* + * struct sdxi_ring_state - Descriptor ring management. + * + * @lock: Guards *read_index_ptr (RO), *write_index_ptr (RW), + * write_index (RW). *read_index is incremented by hw. + * @write_index: Cached write index value, minimizes dereferences in + * critical sections. + * @write_index_ptr: Location of the architected write index shared with + * the SDXI implementation. + * @read_index_ptr: Location of the architected read index shared with + * the SDXI implementation. + * @entries: Number of entries in the ring. + * @entry: The descriptor ring itself, shared with the SDXI implementation. + * @wqh: Pending reservations. + */ +struct sdxi_ring_state { + spinlock_t lock; + u64 write_index; /* Cache current value of write index. */ + __le64 *write_index_ptr; + const __le64 *read_index_ptr; + u32 entries; + struct sdxi_desc *entry; + wait_queue_head_t wqh; +}; + +/* + * Ring reservation and iteration state. + */ +struct sdxi_ring_resv { + const struct sdxi_ring_state *rs; + struct range range; + u64 iter; +}; + +void sdxi_ring_state_init(struct sdxi_ring_state *ring, const __le64 *read= _index, + __le64 *write_index, u32 entries, + struct sdxi_desc descs[static SZ_1K]); +void sdxi_ring_wake_up(struct sdxi_ring_state *rs); +int sdxi_ring_reserve(struct sdxi_ring_state *ring, size_t nr, + struct sdxi_ring_resv *resv); +int sdxi_ring_try_reserve(struct sdxi_ring_state *ring, size_t nr, + struct sdxi_ring_resv *resv); +struct sdxi_desc *sdxi_ring_resv_next(struct sdxi_ring_resv *resv); + +/* Reset reservation's internal iterator. */ +static inline void sdxi_ring_resv_reset(struct sdxi_ring_resv *resv) +{ + resv->iter =3D resv->range.start; +} + +/* + * Return the value that should be written to the doorbell after + * serializing descriptors for this reservation, i.e. the value of the + * write index after obtaining the reservation. + */ +static inline u64 sdxi_ring_resv_dbval(const struct sdxi_ring_resv *resv) +{ + return resv->range.end + 1; +} + +#define sdxi_ring_resv_foreach(resv_, desc_) \ + for (sdxi_ring_resv_reset(resv_), \ + desc_ =3D sdxi_ring_resv_next(resv_); \ + desc_; \ + desc_ =3D sdxi_ring_resv_next(resv_)) + +#endif /* DMA_SDXI_RING_H */ --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 556744D8D9E; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=h5rAfZX438DbhqMqn0qAZKVvpjQI2sGSKZ43yOEH+ZP0owCnYyRe6l27GQYKI8+CjtnIryzvBi3d6LyNxkHCNAYzfcOTk8K9WMB7eyA9ZcGETnMGB0iE38teDWOOAK7bEnU7ZPPBPiXdR1uVSszOVJ7Z084kqc+BSz7G22Ra8cA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=Hk3pnE2NQWqwdbyzJmBvEdl46M8iH8HLuqpjBhV4E00=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gFgc6Pnv7HbYJ6/VJbKOSXtpD37f+H3GR0HF4UCY43IUDlhzjqSqaksaay+p/6ZzRx4NQkmEDxi8rdHkb0VDMSITE1arlqgCNbICiW7V4DZViSGvtmKazxAAx0Nte6TxRNNJoYCJF7PIe6CzEfepD++Hed4BSfZbTNvtbNJhIUw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=OVxDf8aC; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="OVxDf8aC" Received: by smtp.kernel.org (Postfix) with ESMTPS id 165BDC4AF49; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=Hk3pnE2NQWqwdbyzJmBvEdl46M8iH8HLuqpjBhV4E00=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=OVxDf8aCm4Zru4IvgzwXkQRrLAaI4sdpl28yIak7IQelqOpeLhzj7xMVpWhdnIb4h TQpRcY6F9zxDbdKG5i3vWCNfGv5L5BnRxY2bXQp5tpdKJpo3SO+5m0gB6lNtExitv9 NLV6Bh1OJnoPqO7BiVrj7ad5SHzweN9tSKj2xizt6Kugm/viIF9ETUrPiysLbRy8Gg PyxDWRe7ohByqtvObHJqj2TENJQuuqQwJ+ZtFK4IL8uCasNq5vpdr1CgnJHEPZBtqY x3YPSTmldyDkQViHMTrjQe8BZpWJHpksaUq4/5CV3fT8G+cAHhCmEdMhTgGZbWg0i/ SVuuZQFip21XQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 01EE6CD4855; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:25 -0500 Subject: [PATCH v2 13/23] dmaengine: sdxi: Add unit tests for descriptor ring reservations Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-13-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=5269; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=PXDHT7Pgu67HfIa3CtBVAX9zuukW62nt8SgJBR84+X0=; b=ATgAovf39Bu8VlzKhiJIzCEVvnBT2wERu0O2oZlMMu5nRZnOnGCn2ZIX5LFWM4UTJ+BPwinwU XarF/PGupCxBJoNqGZDsfjnpEt+BnW6Czrn9Sc8UkBmQpkP8J0zeaAs X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Add KUnit tests for the descriptor ring reservation API, covering: - Valid reservations: full-ring and single-slot after advancing the read pointer. - Error paths: zero or over-capacity count (-EINVAL), inconsistent index state (-EIO), and insufficient space (-EBUSY). A .kunitconfig is included ease of use: $ tools/testing/kunit/kunit.py run \ --kunitconfig=3Ddrivers/dma/sdxi/.kunitconfig No SDXI hardware is required to run these tests. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/.kunitconfig | 4 ++ drivers/dma/sdxi/Kconfig | 8 ++++ drivers/dma/sdxi/Makefile | 3 ++ drivers/dma/sdxi/ring_kunit.c | 105 ++++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 120 insertions(+) diff --git a/drivers/dma/sdxi/.kunitconfig b/drivers/dma/sdxi/.kunitconfig new file mode 100644 index 000000000000..a98cf19770f0 --- /dev/null +++ b/drivers/dma/sdxi/.kunitconfig @@ -0,0 +1,4 @@ +CONFIG_KUNIT=3Dy +CONFIG_DMADEVICES=3Dy +CONFIG_SDXI=3Dy +CONFIG_SDXI_KUNIT_TEST=3Dy diff --git a/drivers/dma/sdxi/Kconfig b/drivers/dma/sdxi/Kconfig index a568284cd583..e616d3e323bc 100644 --- a/drivers/dma/sdxi/Kconfig +++ b/drivers/dma/sdxi/Kconfig @@ -6,3 +6,11 @@ config SDXI Platform Data Mover devices. SDXI is a vendor-neutral standard for a memory-to-memory data mover and acceleration interface. + +config SDXI_KUNIT_TEST + tristate "SDXI unit tests" if !KUNIT_ALL_TESTS + depends on SDXI && KUNIT + default KUNIT_ALL_TESTS + help + KUnit tests for parts of the SDXI driver. Does not require + SDXI hardware. diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile index 23536a1defc3..372f793c15b1 100644 --- a/drivers/dma/sdxi/Makefile +++ b/drivers/dma/sdxi/Makefile @@ -7,3 +7,6 @@ sdxi-objs +=3D \ ring.o =20 sdxi-$(CONFIG_PCI_MSI) +=3D pci.o + +obj-$(CONFIG_SDXI_KUNIT_TEST) +=3D \ + ring_kunit.o diff --git a/drivers/dma/sdxi/ring_kunit.c b/drivers/dma/sdxi/ring_kunit.c new file mode 100644 index 000000000000..3bc7073e0c39 --- /dev/null +++ b/drivers/dma/sdxi/ring_kunit.c @@ -0,0 +1,105 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI descriptor ring management tests. + * + * Copyright Advanced Micro Devices, Inc. + */ +#include +#include +#include +#include +#include +#include +#include +#include + +#include "ring.h" + +MODULE_IMPORT_NS("EXPORTED_FOR_KUNIT_TESTING"); + +static void valid(struct kunit *t) +{ + __le64 wi, ri; + struct sdxi_ring_state r; + struct sdxi_ring_resv resv; + struct sdxi_desc *descs, *desc; + + + descs =3D kunit_kmalloc_array(t, SZ_1K, sizeof(descs[0]), + GFP_KERNEL | __GFP_ZERO); + KUNIT_ASSERT_NOT_NULL(t, descs); + + ri =3D wi =3D 0; + sdxi_ring_state_init(&r, &ri, &wi, SZ_1K, descs); + + KUNIT_EXPECT_EQ(t, sdxi_ring_try_reserve(&r, r.entries, &resv), 0); + KUNIT_EXPECT_EQ(t, resv.range.start, 0); + KUNIT_EXPECT_EQ(t, resv.range.end, r.entries - 1); + KUNIT_EXPECT_EQ(t, le64_to_cpu(wi), r.entries); + sdxi_ring_resv_foreach(&resv, desc) { + KUNIT_EXPECT_NOT_NULL_MSG(t, sdxi_ring_resv_next(&resv), + "unexpected null descriptor for index %llu", resv.iter); + } + + ri =3D cpu_to_le64(1); + KUNIT_EXPECT_EQ(t, sdxi_ring_try_reserve(&r, 1, &resv), 0); + KUNIT_EXPECT_EQ(t, le64_to_cpu(wi), r.entries + 1); + KUNIT_EXPECT_NOT_NULL(t, sdxi_ring_resv_next(&resv)); +} + +static void invalid(struct kunit *t) +{ + __le64 wi, ri; + struct sdxi_ring_state rs; + struct sdxi_ring_resv resv; + struct sdxi_desc *descs; + + descs =3D kunit_kmalloc_array(t, SZ_1K, sizeof(descs[0]), + GFP_KERNEL | __GFP_ZERO); + KUNIT_ASSERT_NOT_NULL(t, descs); + + ri =3D wi =3D 0; + sdxi_ring_state_init(&rs, &ri, &wi, SZ_1K, descs); + + KUNIT_EXPECT_EQ(t, sdxi_ring_try_reserve(&rs, 0, &resv), -EINVAL); + KUNIT_EXPECT_EQ(t, sdxi_ring_try_reserve(&rs, rs.entries + 1, &resv), -EI= NVAL); + + ri =3D cpu_to_le64(1); + KUNIT_EXPECT_EQ(t, sdxi_ring_try_reserve(&rs, 1, &resv), -EIO); + + ri =3D 0; + wi =3D cpu_to_le64(rs.entries); + sdxi_ring_state_init(&rs, &ri, &wi, SZ_1K, descs); + KUNIT_EXPECT_EQ(t, sdxi_ring_try_reserve(&rs, 1, &resv), -EBUSY); + + ri =3D cpu_to_le64(rs.entries); + wi =3D cpu_to_le64(rs.entries + 1); + sdxi_ring_state_init(&rs, &ri, &wi, SZ_1K, descs); + KUNIT_EXPECT_EQ(t, sdxi_ring_try_reserve(&rs, rs.entries, &resv), -EBUSY); +} + +static struct kunit_case testcases[] =3D { + KUNIT_CASE(valid), + KUNIT_CASE(invalid), + {} +}; + +static int setup_device(struct kunit *t) +{ + struct device *dev =3D kunit_device_register(t, "sdxi-mock-device"); + + KUNIT_ASSERT_NOT_ERR_OR_NULL(t, dev); + t->priv =3D dev; + return 0; +} + +static struct kunit_suite generic_desc_ts =3D { + .name =3D "SDXI descriptor ring management", + .test_cases =3D testcases, + .init =3D setup_device, +}; +kunit_test_suite(generic_desc_ts); + +MODULE_DESCRIPTION("SDXI descriptor ring tests"); +MODULE_AUTHOR("Nathan Lynch"); +MODULE_LICENSE("GPL"); --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4A5194D8D9B; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=XHln7B7287MoAXDNrcm1TFvYBDJtQYpBnRzCBJx83zty+7e/u3pF3KrA2dzMl7XDjNEJPeWmVV2kP2IhtkRSGXvpWE4W3E3XvK4vu0NXJjI6LImURNRpqtHM9ITNfEO+jPJ2yjgfvt4UBa/D7CHjNHJGRdchWib7Xsb18y4innU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=JKwGVQ5FA54XgqfdJB1eEmPYEuBAKrERXJttJwx7+QA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lHFVgi522XoC/YN5+snQJ8ePr6hdgSdmvsTWufxUQyqKtxznXuayN2HC/2bsqha30o282OnbcRtaGvtpn64bVBD4Yt7+RmLtHU70NIctF46L0GPBqyVmA+k4z1hKbf2FMXhjVOI40Uw1k+SBnCUSFYgW+1k7st8BPlFCiDzkvwU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=YEIV5tk2; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="YEIV5tk2" Received: by smtp.kernel.org (Postfix) with ESMTPS id 1D95AC4AF4D; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=JKwGVQ5FA54XgqfdJB1eEmPYEuBAKrERXJttJwx7+QA=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=YEIV5tk2579Ml4lyIYSxmYOgWOt3jo7dnQiFd+qIIujRrPMPLNPttK86vP/kNB+Z+ gk8CfyfqPQXq9rpVVRwUCBPO4GK8hUMgJR30UIgVFamBOHzatm8SCbTTdpaoylazDT HlYuXxDqiot5IUk1RunNy1SetsfdOLzyhGY5IHAAoYKKCurxPwx7EMhHxDaxA1wBlI B8gTA5DPHgcOWNZ4OrnubGU4yAogQxACLKLr9gPJRK3ywCGAvJwNs9YURFoO42ITOe C/48mEFGhRx/65ocSojRBqzSScTwgM24TzpN2XqqZCifCamD0SxgJPXjsuSluwQYpL rbKtK4zT5O//Q== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 10EA8CD4840; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:26 -0500 Subject: [PATCH v2 14/23] dmaengine: sdxi: Attach descriptor ring state to contexts Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-14-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=2755; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=ytfFjB0cliTXEDdWXmhsIUkwFIPPuxrcuEaZHoqzV04=; b=cqNJ/i1Uw9ae4KhfsFPYCCD6rdrtNNvAMUTeVPKmQpCWykLEmNtgx0p8r+2IYjgQF9Doju2ol 7gz0E7R4tSWDKAt5aMeylYupR5M7Mq9Xg60AXGOBwiTxbEf1mFwgxSN X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Attach an instance of struct sdxi_ring_state to each context upon allocation. Each ring state has the same lifetime has its context and is freed upon context release. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/context.c | 14 ++++++++++++++ drivers/dma/sdxi/context.h | 2 ++ 2 files changed, 16 insertions(+) diff --git a/drivers/dma/sdxi/context.c b/drivers/dma/sdxi/context.c index c0b294836ede..a9c68227cc32 100644 --- a/drivers/dma/sdxi/context.c +++ b/drivers/dma/sdxi/context.c @@ -23,6 +23,7 @@ =20 #include "context.h" #include "hw.h" +#include "ring.h" #include "sdxi.h" =20 #define DEFAULT_DESC_RING_ENTRIES 1024 @@ -63,6 +64,7 @@ static void sdxi_free_cxt(struct sdxi_cxt *cxt) dma_free_coherent(sdxi->dev, sq->ring_size, sq->desc_ring, sq->ring_dma); kfree(cxt->sq); + kfree(cxt->ring_state); kfree(cxt); } =20 @@ -80,6 +82,10 @@ static struct sdxi_cxt *sdxi_alloc_cxt(struct sdxi_dev *= sdxi) =20 cxt->sdxi =3D sdxi; =20 + cxt->ring_state =3D kzalloc_obj(*cxt->ring_state, GFP_KERNEL); + if (!cxt->ring_state) + return NULL; + cxt->sq =3D kzalloc_obj(*cxt->sq, GFP_KERNEL); if (!cxt->sq) return NULL; @@ -314,6 +320,8 @@ int sdxi_admin_cxt_init(struct sdxi_dev *sdxi) sq->cxt_sts->state =3D FIELD_PREP(SDXI_CXT_STS_STATE, CXTV_RUN); cxt->id =3D SDXI_ADMIN_CXT_ID; cxt->db =3D sdxi->dbs + cxt->id * sdxi->db_stride; + sdxi_ring_state_init(cxt->ring_state, &sq->cxt_sts->read_index, + sq->write_index, sq->ring_entries, sq->desc_ring); =20 err =3D sdxi_publish_cxt(cxt); if (err) @@ -380,6 +388,8 @@ static void sdxi_cxt_id_assign(struct sdxi_cxt *cxt, st= ruct sdxi_cxt_id *cxt_id) */ struct sdxi_cxt *sdxi_cxt_new(struct sdxi_dev *sdxi) { + struct sdxi_sq *sq; + /* * Ensure an ID is available before allocating memory for the * context and its control structures. @@ -396,6 +406,10 @@ struct sdxi_cxt *sdxi_cxt_new(struct sdxi_dev *sdxi) =20 cxt->db =3D sdxi->dbs + cxt->id * sdxi->db_stride; =20 + sq =3D cxt->sq; + sdxi_ring_state_init(cxt->ring_state, &sq->cxt_sts->read_index, + sq->write_index, sq->ring_entries, sq->desc_ring); + if (sdxi_publish_cxt(cxt)) return NULL; =20 diff --git a/drivers/dma/sdxi/context.h b/drivers/dma/sdxi/context.h index b422a04ae4db..377e40c61401 100644 --- a/drivers/dma/sdxi/context.h +++ b/drivers/dma/sdxi/context.h @@ -55,6 +55,8 @@ struct sdxi_cxt { dma_addr_t akey_table_dma; =20 struct sdxi_sq *sq; + + struct sdxi_ring_state *ring_state; }; =20 int sdxi_admin_cxt_init(struct sdxi_dev *sdxi); --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D5E34D8DAE; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=hxKaz1zYDsTLaaVal1/KzoP6kh9QsoSUNGDOQI/Fu/EWlXmbFNOciG10w29ayJ9u0T3AUdaDHdhfZfSHzS6hDhjO+eeNkdXQFy8zs3JDlyoqQsFo/frQHUp65lBcyQDcT5MOi9MRJqxuGLIagzadZRsTAsTN65gZGXOKmvT/k8k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=f8ZP4NoQDgLiqWZCpA/POoF2UqoIoEE9M1xIWepDbl8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=BXGMMr2EOP3aND61hHFeVsbVsIflDh2liX7dwnid8H/qFZpd3MYTmBoV+Xk0D/lvUMRS8+fW8DQneqtuO2QjpAmGLPs5rt9pdXoX2nPo0zXqA0VUZOUmkcm3cjZs+alzssQ9wPKEJ8Qkx65h3VwH2Cg4GD6ycy994Ohe62xkDYo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Z2+29k2y; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Z2+29k2y" Received: by smtp.kernel.org (Postfix) with ESMTPS id 31C05C2BD00; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=f8ZP4NoQDgLiqWZCpA/POoF2UqoIoEE9M1xIWepDbl8=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=Z2+29k2yXGUiBzeKgxqTfmAOFa7kImKJ3b3XuJg1gN+rjNKelbVBWgVCa8n12wB1Q 0fqO6n6PUzMQkMMyGwdpXFNdWmWlKt7CYeINAgTJFlilnfa/FJdN/LliCuwYMahYeS Tjsw0afLPIP4HUUTUarfDF2GajVuNNY9/KKAz5T918n4IM/hRn2rEWgFau3Qocam1d xWQUrUeRTu6XNYcjbKbfAkfHXYvN8gKcP8dpOmWuXnSYd2aKtW78AXJgJpXYWogAC1 eN3RfA2n7UwAJoQInLt7+fw2uknrmeoUNBbrypLUfZHZKdM0cbb1FTBtTNeAotaewq xVKTT3xsQG1Mw== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 20A9ECD4851; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:27 -0500 Subject: [PATCH v2 15/23] dmaengine: sdxi: Per-context access key (AKey) table entry allocator Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-15-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=4028; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=ywbLFP7hWI8FtbxVwSucYJFidpzLrlODHvRMRLWe5kg=; b=FPKrS9xlYOsYd0wF/4HzQAS1sa6RrLpLOZRFIsv8dkGgug2lKEYPsNbQWQhSc3HjX7fGqFyLy en6V6rMzlZyDWWw9bQO+8T8yK7E6y4YN8nltEml6/usA01tj/h2pW99 X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Each SDXI context has a table of access keys (AKeys). SDXI descriptors submitted to a context may refer to an AKey associated with that context by its index in the table. AKeys describe properties of the access that the descriptor is to perform, such as PASID or a target SDXI function, or an interrupt to trigger. Use a per-context IDA to keep track of used entries in the table. Provide sdxi_alloc_akey(), which claims an AKey table entry for the caller to program directly; sdxi_akey_index(), which returns the entry's index for programming into descriptors the caller intends to submit; and sdxi_free_akey(), which clears the entry and makes it available again. The DMA engine provider is currently the only user and allocates a single entry that encodes the access properties for copy operations and a completion interrupt. More complex use patterns are possible when user space gains access to SDXI contexts (not in this series). Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/context.c | 4 ++++ drivers/dma/sdxi/context.h | 24 ++++++++++++++++++++++++ 2 files changed, 28 insertions(+) diff --git a/drivers/dma/sdxi/context.c b/drivers/dma/sdxi/context.c index a9c68227cc32..56e21aa08857 100644 --- a/drivers/dma/sdxi/context.c +++ b/drivers/dma/sdxi/context.c @@ -15,6 +15,7 @@ #include #include #include +#include #include #include #include @@ -64,6 +65,7 @@ static void sdxi_free_cxt(struct sdxi_cxt *cxt) dma_free_coherent(sdxi->dev, sq->ring_size, sq->desc_ring, sq->ring_dma); kfree(cxt->sq); + ida_destroy(&cxt->akey_ida); kfree(cxt->ring_state); kfree(cxt); } @@ -322,6 +324,7 @@ int sdxi_admin_cxt_init(struct sdxi_dev *sdxi) cxt->db =3D sdxi->dbs + cxt->id * sdxi->db_stride; sdxi_ring_state_init(cxt->ring_state, &sq->cxt_sts->read_index, sq->write_index, sq->ring_entries, sq->desc_ring); + ida_init(&cxt->akey_ida); =20 err =3D sdxi_publish_cxt(cxt); if (err) @@ -409,6 +412,7 @@ struct sdxi_cxt *sdxi_cxt_new(struct sdxi_dev *sdxi) sq =3D cxt->sq; sdxi_ring_state_init(cxt->ring_state, &sq->cxt_sts->read_index, sq->write_index, sq->ring_entries, sq->desc_ring); + ida_init(&cxt->akey_ida); =20 if (sdxi_publish_cxt(cxt)) return NULL; diff --git a/drivers/dma/sdxi/context.h b/drivers/dma/sdxi/context.h index 377e40c61401..329cafe94fe2 100644 --- a/drivers/dma/sdxi/context.h +++ b/drivers/dma/sdxi/context.h @@ -6,8 +6,11 @@ #ifndef DMA_SDXI_CONTEXT_H #define DMA_SDXI_CONTEXT_H =20 +#include #include #include +#include +#include #include =20 #include "hw.h" @@ -51,6 +54,7 @@ struct sdxi_cxt { struct sdxi_cxt_ctl *cxt_ctl; dma_addr_t cxt_ctl_dma; =20 + struct ida akey_ida; struct sdxi_akey_table *akey_table; dma_addr_t akey_table_dma; =20 @@ -79,4 +83,24 @@ static inline void sdxi_cxt_push_doorbell(struct sdxi_cx= t *cxt, u64 index) iowrite64(index, cxt->db); } =20 +static inline struct sdxi_akey_ent *sdxi_alloc_akey(struct sdxi_cxt *cxt) +{ + unsigned int max =3D ARRAY_SIZE(cxt->akey_table->entry) - 1; + int idx =3D ida_alloc_max(&cxt->akey_ida, max, GFP_KERNEL); + + return idx < 0 ? NULL : &cxt->akey_table->entry[idx]; +} + +static inline unsigned int sdxi_akey_index(const struct sdxi_cxt *cxt, + const struct sdxi_akey_ent *akey) +{ + return akey - &cxt->akey_table->entry[0]; +} + +static inline void sdxi_free_akey(struct sdxi_cxt *cxt, struct sdxi_akey_e= nt *akey) +{ + memset(akey, 0, sizeof(*akey)); + ida_free(&cxt->akey_ida, sdxi_akey_index(cxt, akey)); +} + #endif /* DMA_SDXI_CONTEXT_H */ --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 741634D8DAF; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=KH1k2OVKfd+9kUNVp40iGm2Y5nPYSZI6HD4Mn26hOX7BBYRIvQDWSKNzWBy1+AxFm1jNxxYFvC5aLSt2frajyTmIl4gKDLh6BIfyLdpN/Ndwpcrp1sT3P4pud/Ze8BoMSC/Nh3VV1pBc/K8+8WmqU+k7iZuFABZdaj6lfgD8rlA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=ibxnlfdBjLtvx49zyRn8t48Qp5MAz+R/mdp0bQuvOu4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XNHxRwMsxwTiH2nTecdhUOcBhgXA8seFQSWYhloHLnpvI2QRB8604x6z835SlWKCXPtQ5bitB3Z6ezaC/sEBMzAUeQ08kYejkegX3Fu39UNxgKcoUmswDmSNDSrBDK2OYSBfnO3fjxaCMlMyPwtygDN0JmSbLmncm9DSRNNcWQ8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=TXmBAj1U; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="TXmBAj1U" Received: by smtp.kernel.org (Postfix) with ESMTPS id 41901C4AF0F; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=ibxnlfdBjLtvx49zyRn8t48Qp5MAz+R/mdp0bQuvOu4=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=TXmBAj1Ux+Psuy6KgmGUDY9qITCkwGtKh+ywlhY5RQCH2MAJJ8zBJMJTMpLsuQ6kl xEyQ994tEt4A6wzq7akhWP+BrCpHnGm8xMk7EAh2/N0ocARSDv2aT8k7HooXd6gA72 hSdDBMFY9jLaCcAHIjrzFLX/siT1kVkb+uws3u4lJ4qq1F7K9LngYPRLTJ3ebrGJXC Pi5IXEtpeyjOMDHEqxbJOVHAv0WNonNpn6bga+VVxGBAwEpr5xsbskyyhxSIWqwwqR vHhlyNCj3dNfaTW8Kv85yVFZcmrrz5enoe69UP79XwCW3LGEMXr8yV9drKZk+A3qAG 1fBifOXo8/qNQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2FFB9CD4857; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:28 -0500 Subject: [PATCH v2 16/23] dmaengine: sdxi: Generic descriptor manipulation helpers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-16-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=4018; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=CWw/LnMDvdhwLVv3mDj+Nnv+P4Rnl41ZD9nlo0X7QnE=; b=GnIyDbAwT+HtcXUUYAUUWu6wuxscmHfZ5Z9weR8KErF2qlU3eOX15XufGJnYtZHhmhWJDExt3 WT8VMv934LcAgfuVOUNeGgvaJHggLhxwE5KtJk+N1SjhgQZIIV3dvT8 X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Introduce small helper functions for manipulating certain common properties of descriptors after their operation-specific encoding has been performed but before they are submitted. sdxi_desc_set_csb() associates an optional completion status block with a descriptor. sdxi_desc_set_fence() forces retirement of any prior descriptors in the ring before the target descriptor is executed. This is useful for interrupt descriptors that signal the completion of an operation. sdxi_desc_set_sequential() ensures that all writes from prior descriptor operations in the same context are made globally visible prior to making writes from the target descriptor globally visible. sdxi_desc_make_valid() sets the descriptor validity bit, transferring ownership of the descriptor from software to the SDXI implementation. (The implementation is allowed to execute the descriptor at this point, but the caller is still obligated to push the doorbell to ensure execution occurs.) Each of the preceding functions will warn if invoked on a descriptor that has already been released to the SDXI implementation (i.e. had its validity bit set). Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/descriptor.h | 64 +++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/hw.h | 9 ++++++ 2 files changed, 73 insertions(+) diff --git a/drivers/dma/sdxi/descriptor.h b/drivers/dma/sdxi/descriptor.h new file mode 100644 index 000000000000..c0f01b1be726 --- /dev/null +++ b/drivers/dma/sdxi/descriptor.h @@ -0,0 +1,64 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +#ifndef DMA_SDXI_DESCRIPTOR_H +#define DMA_SDXI_DESCRIPTOR_H + +/* + * Facilities for encoding SDXI descriptors. + * + * Copyright Advanced Micro Devices, Inc. + */ + +#include +#include +#include +#include + +#include "hw.h" + +static inline void sdxi_desc_vl_expect(const struct sdxi_desc *desc, bool = expected) +{ + u8 vl =3D FIELD_GET(SDXI_DSC_VL, le32_to_cpu(desc->opcode)); + + WARN_RATELIMIT(vl !=3D expected, "expected vl=3D%u but got %u\n", expecte= d, vl); +} + +static inline void sdxi_desc_set_csb(struct sdxi_desc *desc, dma_addr_t ad= dr) +{ + sdxi_desc_vl_expect(desc, 0); + desc->csb_ptr =3D cpu_to_le64(FIELD_PREP(SDXI_DSC_CSB_PTR, addr >> 5)); +} + +static inline void sdxi_desc_make_valid(struct sdxi_desc *desc) +{ + u32 opcode =3D le32_to_cpu(desc->opcode); + + sdxi_desc_vl_expect(desc, 0); + FIELD_MODIFY(SDXI_DSC_VL, &opcode, 1); + /* + * Once vl is set, no more modifications to the descriptor + * payload are allowed. Ensure the vl update is ordered after + * all other initialization of the descriptor. + */ + dma_wmb(); + WRITE_ONCE(desc->opcode, cpu_to_le32(opcode)); +} + +static inline void sdxi_desc_set_fence(struct sdxi_desc *desc) +{ + u32 opcode =3D le32_to_cpu(desc->opcode); + + sdxi_desc_vl_expect(desc, 0); + FIELD_MODIFY(SDXI_DSC_FE, &opcode, 1); + desc->opcode =3D cpu_to_le32(opcode); +} + +static inline void sdxi_desc_set_sequential(struct sdxi_desc *desc) +{ + u32 opcode =3D le32_to_cpu(desc->opcode); + + sdxi_desc_vl_expect(desc, 0); + FIELD_MODIFY(SDXI_DSC_SE, &opcode, 1); + desc->opcode =3D cpu_to_le32(opcode); +} + +#endif /* DMA_SDXI_DESCRIPTOR_H */ diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h index 46424376f26f..cb1bed2f83f2 100644 --- a/drivers/dma/sdxi/hw.h +++ b/drivers/dma/sdxi/hw.h @@ -140,6 +140,15 @@ struct sdxi_desc { __u8 operation[52]; __le64 csb_ptr; ); + +/* For opcode field */ +#define SDXI_DSC_VL BIT(0) +#define SDXI_DSC_SE BIT(1) +#define SDXI_DSC_FE BIT(2) + +/* For csb_ptr field */ +#define SDXI_DSC_CSB_PTR GENMASK_ULL(63, 5) + }; } __packed; static_assert(sizeof(struct sdxi_desc) =3D=3D 64); --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 82B014D8DBC; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=NWRzOnKODAV6tli8OK7eHai8q0UdCrmmXb36fylXmowvBo1+grtgSp8AQBC8BcoHkpMflFKtkWvOBz3r0GiEk33GERbgyD6bAxOtrLtVP2N4BD9WWsHk93TrajkVMuQZOXjOPBwl/ZvTvOOfFf6izhKk31ekXfHy18T9QYKiXxw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=N78mZR7LVHgx41BvcKhA5hC7qBeioqtKPANz2+a2lgQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hw+DM4TOFum7OsJfc7QAJrl08XW4bqes9RDchsH+NMvyUZAVflNfFJbEj7ImwBly/Ts6J/wnXLs62t6w9oIPunlrY3sW9tAz0oDK/95KWOOltN45+gkC+dlLq0e09Y47hzl0qNHR8SUnZ0QOR9hDmtAR5c1BQzKOzrDQOt7cvmk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=L0fWjGYU; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="L0fWjGYU" Received: by smtp.kernel.org (Postfix) with ESMTPS id 4CACDC4AF12; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=N78mZR7LVHgx41BvcKhA5hC7qBeioqtKPANz2+a2lgQ=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=L0fWjGYUn6KZRuQcTKuWxyMhipYKsoI0fUPVSvtHUWiuAQTN8nh1X1aISmpKD1Qzo /YrrOXtflMzr24QrF/2RKhM2gcG0c69gnLrFru+2dm3LhSeiW12/eH14sPjSpeRw9Q mxpl9gf/BSe2oqi5w0DYIDwhbF5PmeJwIQxsReS5aXpCMy7ZGUsekloYMR2fRktzfK K4xVe7cJQ9T7KWt35m6k3bwKwQ2c7LA4X//Kd+LyESSWCOp/H5jxCUfO1b+yZ0kVkz AMKvtMrVW/cJX2zyIS/d9+IoNoYXMGHqgj60bvddyFG9xKCVlWBY2IaZn5mmGpLFIT Pcla3qpvmvuNw== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3FC3BCD37BE; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:29 -0500 Subject: [PATCH v2 17/23] dmaengine: sdxi: Add completion status block API Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-17-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=5618; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=9fepl59gMiRbxFIPaJqwOukhNQRqs6c+J1CU6zShfFU=; b=JpF0ZU5r3GJvX0LRqArHM9n+SCqk8dB/BqWXERC9jGVXfTUUFG7xcMA1PC763C2cd6m4oKvAM CD3kqs9A2fwBNE1Wuw9o8DnpocPdkHSvyirLx6OUelSNd5aO+f5ktdP X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Introduce an API for managing completion status blocks. These are DMA-coherent buffers that may be optionally attached to SDXI descriptors to signal completion. The SDXI implementation clears the signal field (initialized to 1) upon completion, setting an error bit in the flags field if problems were encountered executing the descriptor. Callers allocate completion blocks from a per-device DMA pool via sdxi_completion_alloc(). sdxi_completion_attach() associates a completion with a descriptor by encoding the completion's DMA address into the descriptor's csb_ptr field. sdxi_completion_poll() busy-waits until the signal field is cleared by the implementation, and is intended for descriptors that are expected to execute quickly. sdxi_completion_signaled() and sdxi_completion_errored() query the signal field and error flag of the completion, respectively. struct sdxi_completion is kept opaque to callers. A DEFINE_FREE cleanup handler is provided. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/Makefile | 1 + drivers/dma/sdxi/completion.c | 87 +++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/completion.h | 25 +++++++++++++ drivers/dma/sdxi/hw.h | 1 + 4 files changed, 114 insertions(+) diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile index 372f793c15b1..dd08f4a5f723 100644 --- a/drivers/dma/sdxi/Makefile +++ b/drivers/dma/sdxi/Makefile @@ -2,6 +2,7 @@ obj-$(CONFIG_SDXI) +=3D sdxi.o =20 sdxi-objs +=3D \ + completion.o \ context.o \ device.o \ ring.o diff --git a/drivers/dma/sdxi/completion.c b/drivers/dma/sdxi/completion.c new file mode 100644 index 000000000000..7ffd034b129b --- /dev/null +++ b/drivers/dma/sdxi/completion.c @@ -0,0 +1,87 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI Descriptor Completion Status Block handling. + * + * Copyright Advanced Micro Devices, Inc. + */ +#include +#include +#include +#include +#include + +#include "completion.h" +#include "descriptor.h" +#include "hw.h" + +struct sdxi_completion { + struct sdxi_dev *sdxi; + struct sdxi_cst_blk *cst_blk; + dma_addr_t cst_blk_dma; +}; + +struct sdxi_completion *sdxi_completion_alloc(struct sdxi_dev *sdxi) +{ + struct sdxi_cst_blk *cst_blk; + dma_addr_t cst_blk_dma; + + /* + * Assume callers can't tolerate GFP_KERNEL and use + * GFP_NOWAIT. Add a gfp_t flags parameter if that changes. + */ + struct sdxi_completion *sc __free(kfree) =3D kmalloc(sizeof(*sc), GFP_NOW= AIT); + if (!sc) + return NULL; + + cst_blk =3D dma_pool_zalloc(sdxi->cst_blk_pool, GFP_NOWAIT, &cst_blk_dma); + if (!cst_blk) + return NULL; + + cst_blk->signal =3D cpu_to_le64(1); + + *sc =3D (typeof(*sc)) { + .sdxi =3D sdxi, + .cst_blk =3D cst_blk, + .cst_blk_dma =3D cst_blk_dma, + }; + + return_ptr(sc); +} + +void sdxi_completion_free(struct sdxi_completion *sc) +{ + dma_pool_free(sc->sdxi->cst_blk_pool, sc->cst_blk, sc->cst_blk_dma); + kfree(sc); +} + +int sdxi_completion_poll(const struct sdxi_completion *sc) +{ + unsigned long deadline =3D jiffies + msecs_to_jiffies(1000); + + while (le64_to_cpu(READ_ONCE(sc->cst_blk->signal)) !=3D 0) { + if (time_after(jiffies, deadline)) + return -ETIMEDOUT; + cpu_relax(); + } + + return sdxi_completion_errored(sc) ? -EIO : 0; +} + +bool sdxi_completion_signaled(const struct sdxi_completion *sc) +{ + dma_rmb(); + return (sc->cst_blk->signal =3D=3D 0); +} + +bool sdxi_completion_errored(const struct sdxi_completion *sc) +{ + dma_rmb(); + return FIELD_GET(SDXI_CST_BLK_ER_BIT, le32_to_cpu(sc->cst_blk->flags)); +} + + +void sdxi_completion_attach(struct sdxi_desc *desc, + const struct sdxi_completion *cs) +{ + sdxi_desc_set_csb(desc, cs->cst_blk_dma); +} diff --git a/drivers/dma/sdxi/completion.h b/drivers/dma/sdxi/completion.h new file mode 100644 index 000000000000..2d11568ac2b9 --- /dev/null +++ b/drivers/dma/sdxi/completion.h @@ -0,0 +1,25 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* Copyright Advanced Micro Devices, Inc. */ +#ifndef DMA_SDXI_COMPLETION_H +#define DMA_SDXI_COMPLETION_H + +#include +#include "sdxi.h" + +/* + * Polled completion status block that can be attached to a + * descriptor. + */ +struct sdxi_completion; +struct sdxi_desc; +struct sdxi_completion *sdxi_completion_alloc(struct sdxi_dev *sdxi); +void sdxi_completion_free(struct sdxi_completion *sc); +int __must_check sdxi_completion_poll(const struct sdxi_completion *sc); +void sdxi_completion_attach(struct sdxi_desc *desc, + const struct sdxi_completion *sc); +bool sdxi_completion_signaled(const struct sdxi_completion *sc); +bool sdxi_completion_errored(const struct sdxi_completion *sc); + +DEFINE_FREE(sdxi_completion, struct sdxi_completion *, if (_T) sdxi_comple= tion_free(_T)) + +#endif /* DMA_SDXI_COMPLETION_H */ diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h index cb1bed2f83f2..178161588bd0 100644 --- a/drivers/dma/sdxi/hw.h +++ b/drivers/dma/sdxi/hw.h @@ -125,6 +125,7 @@ static_assert(sizeof(struct sdxi_akey_ent) =3D=3D 16); struct sdxi_cst_blk { __le64 signal; __le32 flags; +#define SDXI_CST_BLK_ER_BIT BIT(31) __u8 rsvd_0[20]; } __packed; static_assert(sizeof(struct sdxi_cst_blk) =3D=3D 32); --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 895124D90A0; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=Iqe65DqcBvZr3nFb58sX5xH8woUF0FTNj6Oynyt8It/NC8oTbq33jnZ66oYwsyQCUZN6K/Vt8BLAtkPQLiCJGLCFKyvFiBKi0si1Ctyd3p0TUZGDXmTJfjF/gkT/kpe4liOgSE0cTeRNgTtf3TWF9ejP7AbuHc49Eam0+PhCoYk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=lrKmnbwCRdZ0fcO8gKZkDCjleZA/7rgFRaQD3GYezSY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=pxAVNalh03Cy2p5MNLczAzfvwkF5hLhwHejTv9zs6zTvHNim0mmkyBlzp9ZwWjvWrq7gleY+khlM67HkW/uEsDdNoZ3A7FLFFTDBZmCbUD1BRCClBhTPK85bItd1slNa6yiFBS+riOk+TfAA9gXfpCr6lZ4/RFakiLxeESOLLUM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=SVFtu6yD; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="SVFtu6yD" Received: by smtp.kernel.org (Postfix) with ESMTPS id 62089C4AF19; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=lrKmnbwCRdZ0fcO8gKZkDCjleZA/7rgFRaQD3GYezSY=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=SVFtu6yD0de1X1YK65rsPrD7D/IRDyYFPPi/sg0pwBL4/nUP911tTlj2q5KoSW8h3 lSuhxgynggAn4QfoG7s3AvTMVcV/PnFBh++BCuTmeCu7HAGdaeqeRU2MV/R9VVRkBs REb9LGfzZqjpu1eGypiM7zAFfsEbG4nanoEpRDDsPkl6+Vt0+a30UeBpBq899trAxx 8NgRGWHnVI3hH7hdGoc0PzypRxW631DSUdxom++jeYYffIIzFrCd5csmD4XyUEH+Yu wTIv6Qr8c+/3MT75a/1AO6nFabkQkNkPk1JRs4DjdVQ+lUV07dHeD8cmwPq7zbSNlE NbEHhVjO+8jpA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4F9F3CD4855; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:30 -0500 Subject: [PATCH v2 18/23] dmaengine: sdxi: Encode context start, stop, and sync descriptors Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-18-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=8361; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=dQwO4BfselYk/3ti1YIOa6wwy+gdrN39N2deDB7oPCU=; b=Wfb/KK6lABIgiVXyUno+QM4Vr5LfHKjNWgkUDQV8JkSn8X2Hz0aJod4cm5+Hvm/40nXK8MCxh OC5P6dLxRWCAIpS4Ye/A/gWv/Tgp44WwGqtNQ32DzWyjMoGy2NE0N0R X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Introduce the low-level support for serializing three operation types to the descriptor ring of the admin context: context start, context stop, and sync. Each operation has its own distinct type that overlays the generic struct sdxi_desc, along with a dedicated encoder function that accepts an operation-specific parameter struct. The parameter structs (sdxi_cxt_start, sdxi_cxt_stop, sdxi_sync) expose only a necessary subset of the available descriptor fields to callers, i.e. the target context range. These can be expanded over time as needed. Each encoder function is intended to 1) set any mandatory field values for the descriptor type (e.g. SDXI_DSC_FE=3D1 for context start); and 2) translate conventional kernel types (dma_addr_t, CPU-endian values) from the parameter block to the descriptor in memory. While they're expected to operate directly on descriptor ring memory, they do not set the descriptor validity bit. That is left to the caller, which may need to make other modifictions to the descriptor, such as attaching a completion block, before releasing it to the SDXI implementation. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/Makefile | 1 + drivers/dma/sdxi/descriptor.c | 91 +++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/descriptor.h | 46 ++++++++++++++++++++++ drivers/dma/sdxi/hw.h | 64 ++++++++++++++++++++++++++++++ 4 files changed, 202 insertions(+) diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile index dd08f4a5f723..08dd73a45dc7 100644 --- a/drivers/dma/sdxi/Makefile +++ b/drivers/dma/sdxi/Makefile @@ -4,6 +4,7 @@ obj-$(CONFIG_SDXI) +=3D sdxi.o sdxi-objs +=3D \ completion.o \ context.o \ + descriptor.o \ device.o \ ring.o =20 diff --git a/drivers/dma/sdxi/descriptor.c b/drivers/dma/sdxi/descriptor.c new file mode 100644 index 000000000000..be2a9244ce19 --- /dev/null +++ b/drivers/dma/sdxi/descriptor.c @@ -0,0 +1,91 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI descriptor encoding. + * + * Copyright Advanced Micro Devices, Inc. + */ + +#include +#include +#include +#include + +#include "hw.h" +#include "descriptor.h" + +int sdxi_encode_cxt_start(struct sdxi_desc *desc, + const struct sdxi_cxt_start *params) +{ + u64 csb_ptr; + u32 opcode; + + opcode =3D (FIELD_PREP(SDXI_DSC_FE, 1) | + FIELD_PREP(SDXI_DSC_SUBTYPE, SDXI_DSC_OP_SUBTYPE_CXT_START_NM) | + FIELD_PREP(SDXI_DSC_TYPE, SDXI_DSC_OP_TYPE_ADMIN)); + + csb_ptr =3D FIELD_PREP(SDXI_DSC_NP, 1); + + *desc =3D (typeof(*desc)) { + .cxt_start =3D (typeof(desc->cxt_start)) { + .opcode =3D cpu_to_le32(opcode), + .cxt_start =3D cpu_to_le16(params->range.cxt_start), + .cxt_end =3D cpu_to_le16(params->range.cxt_end), + .csb_ptr =3D cpu_to_le64(csb_ptr), + }, + }; + + return 0; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_encode_cxt_start); + +int sdxi_encode_cxt_stop(struct sdxi_desc *desc, + const struct sdxi_cxt_stop *params) +{ + u64 csb_ptr; + u32 opcode; + + opcode =3D (FIELD_PREP(SDXI_DSC_FE, 1) | + FIELD_PREP(SDXI_DSC_SUBTYPE, SDXI_DSC_OP_SUBTYPE_CXT_STOP) | + FIELD_PREP(SDXI_DSC_TYPE, SDXI_DSC_OP_TYPE_ADMIN)); + + csb_ptr =3D FIELD_PREP(SDXI_DSC_NP, 1); + + *desc =3D (typeof(*desc)) { + .cxt_stop =3D (typeof(desc->cxt_stop)) { + .opcode =3D cpu_to_le32(opcode), + .cxt_start =3D cpu_to_le16(params->range.cxt_start), + .cxt_end =3D cpu_to_le16(params->range.cxt_end), + .csb_ptr =3D cpu_to_le64(csb_ptr), + }, + }; + + return 0; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_encode_cxt_stop); + +int sdxi_encode_sync(struct sdxi_desc *desc, const struct sdxi_sync *param= s) +{ + u64 csb_ptr; + u32 opcode; + u8 cflags; + + opcode =3D (FIELD_PREP(SDXI_DSC_SUBTYPE, SDXI_DSC_OP_SUBTYPE_SYNC) | + FIELD_PREP(SDXI_DSC_TYPE, SDXI_DSC_OP_TYPE_ADMIN)); + + cflags =3D FIELD_PREP(SDXI_DSC_SYNC_FLT, params->filter); + + csb_ptr =3D FIELD_PREP(SDXI_DSC_NP, 1); + + *desc =3D (typeof(*desc)) { + .sync =3D (typeof(desc->sync)) { + .opcode =3D cpu_to_le32(opcode), + .cflags =3D cflags, + .cxt_start =3D cpu_to_le16(params->range.cxt_start), + .cxt_end =3D cpu_to_le16(params->range.cxt_end), + .csb_ptr =3D cpu_to_le64(csb_ptr), + }, + }; + + return 0; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_encode_sync); diff --git a/drivers/dma/sdxi/descriptor.h b/drivers/dma/sdxi/descriptor.h index c0f01b1be726..5b8fd7cbaa03 100644 --- a/drivers/dma/sdxi/descriptor.h +++ b/drivers/dma/sdxi/descriptor.h @@ -9,6 +9,7 @@ */ =20 #include +#include #include #include #include @@ -61,4 +62,49 @@ static inline void sdxi_desc_set_sequential(struct sdxi_= desc *desc) desc->opcode =3D cpu_to_le32(opcode); } =20 +struct sdxi_cxt_range { + u16 cxt_start; + u16 cxt_end; +}; + +static inline struct sdxi_cxt_range sdxi_cxt_range(u16 a, u16 b) +{ + return (struct sdxi_cxt_range) { + .cxt_start =3D min(a, b), + .cxt_end =3D max(a, b), + }; +} + +static inline struct sdxi_cxt_range sdxi_cxt_range_single(u16 nr) +{ + return sdxi_cxt_range(nr, nr); +} + +struct sdxi_cxt_start { + struct sdxi_cxt_range range; +}; + +int sdxi_encode_cxt_start(struct sdxi_desc *desc, + const struct sdxi_cxt_start *params); + +struct sdxi_cxt_stop { + struct sdxi_cxt_range range; +}; + +int sdxi_encode_cxt_stop(struct sdxi_desc *desc, + const struct sdxi_cxt_stop *params); + +struct sdxi_sync { + enum sdxi_sync_filter { + SDXI_SYNC_FLT_CXT =3D 0x0, + SDXI_SYNC_FLT_STOP =3D 0x1, + SDXI_SYNC_FLT_AKEY =3D 0x2, + SDXI_SYNC_FLT_RKEY =3D 0x3, + SDXI_SYNC_FLT_FN =3D 0x4, + } filter; + struct sdxi_cxt_range range; +}; + +int sdxi_encode_sync(struct sdxi_desc *desc, const struct sdxi_sync *param= s); + #endif /* DMA_SDXI_DESCRIPTOR_H */ diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h index 178161588bd0..4dcd0a3ff0fd 100644 --- a/drivers/dma/sdxi/hw.h +++ b/drivers/dma/sdxi/hw.h @@ -146,12 +146,76 @@ struct sdxi_desc { #define SDXI_DSC_VL BIT(0) #define SDXI_DSC_SE BIT(1) #define SDXI_DSC_FE BIT(2) +#define SDXI_DSC_SUBTYPE GENMASK(15, 8) +#define SDXI_DSC_TYPE GENMASK(26, 16) =20 /* For csb_ptr field */ +#define SDXI_DSC_NP BIT_ULL(0) #define SDXI_DSC_CSB_PTR GENMASK_ULL(63, 5) =20 +#define define_sdxi_dsc(tag_, name_, op_body_) \ + struct tag_ { \ + __le32 opcode; \ + op_body_ \ + __le64 csb_ptr; \ + } __packed name_; \ + static_assert(sizeof(struct tag_) =3D=3D \ + sizeof(struct sdxi_dsc_generic)); \ + static_assert(offsetof(struct tag_, csb_ptr) =3D=3D \ + offsetof(struct sdxi_dsc_generic, csb_ptr)) + + /* SDXI 1.0 Table 6-14: DSC_CXT_START Descriptor Format */ + define_sdxi_dsc(sdxi_dsc_cxt_start, cxt_start, + __u8 rsvd_0; + __u8 vflags; + __le16 vf_num; + __le16 cxt_start; + __le16 cxt_end; + __u8 rsvd_1[4]; + __le64 db_value; + __u8 rsvd_2[32]; + ); + + /* SDXI 1.0 Table 6-15: DSC_CXT_STOP Descriptor Format */ + define_sdxi_dsc(sdxi_dsc_cxt_stop, cxt_stop, + __u8 rsvd_0; + __u8 vflags; + __le16 vf_num; + __le16 cxt_start; + __le16 cxt_end; + __u8 rsvd_1[44]; + ); + + /* SDXI 1.0 Table 6-22: DSC_SYNC Descriptor Format */ + define_sdxi_dsc(sdxi_dsc_sync, sync, + __u8 cflags; + __u8 vflags; + __le16 vf_num; + __le16 cxt_start; + __le16 cxt_end; + __le16 key_start; + __le16 key_end; + __u8 rsvd_0[40]; + ); +/* For use with sync.cflags */ +#define SDXI_DSC_SYNC_FLT GENMASK(2, 0) + +#undef define_sdxi_dsc }; } __packed; static_assert(sizeof(struct sdxi_desc) =3D=3D 64); =20 +/* SDXI 1.0 Table 6-1: SDXI Operation Groups */ +enum sdxi_dsc_type { + SDXI_DSC_OP_TYPE_ADMIN =3D 0x002, +}; + +/* SDXI 1.0 Table 6-2: SDXI Operation Groups, Types, and Subtypes */ +enum sdxi_dsc_subtype { + /* Administrative */ + SDXI_DSC_OP_SUBTYPE_CXT_START_NM =3D 0x03, + SDXI_DSC_OP_SUBTYPE_CXT_STOP =3D 0x04, + SDXI_DSC_OP_SUBTYPE_SYNC =3D 0x06, +}; + #endif /* DMA_SDXI_HW_H */ --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 909084D90A2; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=MbSya8ELcB1Fi90qGJp1j2pLQJWLBtxf0MCEodRAHbKi4ke7ffLsA7mlwue4XyUDW7vDG5UvrWPTDknqFbB0d3WKry2lcsYVAnxqE/MrAfxY6BR8r5vUmmZ74b11FcqkTBQdwCcHqAHT4KbFoZQ/KtMLI/Empsi75X+tNX+mOoQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=j4lNO/fYePaZgOpGoCKKg+z5lTw6764bjfzODEn4uIk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PkznK4o/sQ4GxpHhyAIkmQ+Va5nVuyeVleJe6H2dJg1Pv1q3fKSmMdntKHP1sOPLHS1X1WdwD4Q+cvXoZYl9oQCndzKemomEGy80FPEFwbISnNhZDTp5F37Fbzcr3ntcLEj6OLjzlpCo4T+b/PvBRUuAeMmNOHwgmtj9Pd6fDgY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=eMsEf4Rr; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="eMsEf4Rr" Received: by smtp.kernel.org (Postfix) with ESMTPS id 6D14FC4AF18; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=j4lNO/fYePaZgOpGoCKKg+z5lTw6764bjfzODEn4uIk=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=eMsEf4Rrmyy+BX3BkzKiFkIRAPYnV0sqXUV8IcetptXzgZWaBILrtTYgPYBdmxvGN emqfqiDYMSruoU1MxFZ5vA2sgFy8OjWEg7WYy3qtCqdkTocjzA380Q+zxCX9vLRfH3 kJH68VoOqo/23p+RDu8HGqH3XNQ9HVmvY1UlkSzLy/5spftnn5F93IJo8ARFS17lUu m+DcT1+igOpzAhp+Dq69DKiLzyTJR5gzwUnnLi6cxHi6ERI2WBPxuNz8vs0Bv92we5 3329vSndjZX3B+gyl4Gz5CK6lnh/BEOkKcPaJTlooSmaME189HsGiaKnBscWja2/Ua tgxCQ9cXFNPUg== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5F479CD484E; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:31 -0500 Subject: [PATCH v2 19/23] dmaengine: sdxi: Provide context start and stop APIs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-19-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=3811; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=dyk2K59UsQ99gOajnSyAw3cmnjU9e3YFtwnlMUYZ/3E=; b=GI1Rg/sAFjnfI8Rz+c5MIf+SVxlz5tPG+QVkDo8naoy8PNkePeET0AvxX4NsamYNa7SzG43H/ AT9VK9vPrLqAZh5xpSqSrZV9gVDY0s4cejCg1zpSChAx0sF8QUnYoox X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Starting and stopping SDXI client contexts is implemented by submitting special-purpose descriptors to a function's admin context. Introduce high-level context start and stop APIs that operate on struct sdxi_cxt objects, encapsulating the administrative descriptor submission and completion signaling. These are intended for use by clients such as the DMA engine provider to come. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/context.c | 77 ++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/context.h | 3 ++ 2 files changed, 80 insertions(+) diff --git a/drivers/dma/sdxi/context.c b/drivers/dma/sdxi/context.c index 56e21aa08857..28eb4ccd6c1d 100644 --- a/drivers/dma/sdxi/context.c +++ b/drivers/dma/sdxi/context.c @@ -22,7 +22,9 @@ #include #include =20 +#include "completion.h" #include "context.h" +#include "descriptor.h" #include "hw.h" #include "ring.h" #include "sdxi.h" @@ -335,6 +337,81 @@ int sdxi_admin_cxt_init(struct sdxi_dev *sdxi) return devm_add_action_or_reset(sdxi->dev, free_admin_cxt, sdxi); } =20 +int sdxi_start_cxt(struct sdxi_cxt *cxt) +{ + struct sdxi_cxt *adm =3D to_admin_cxt(cxt); + struct sdxi_desc *desc; + struct sdxi_ring_resv resv; + int err; + + might_sleep(); + + struct sdxi_completion *sc __free(sdxi_completion) =3D + sdxi_completion_alloc(cxt->sdxi); + + if (!sc) + return -ENOMEM; + + /* This is not how to start the admin context. */ + if (WARN_ON(adm =3D=3D cxt)) + return -EINVAL; + + err =3D sdxi_ring_reserve(adm->ring_state, 1, &resv); + if (err) + return err; + + desc =3D sdxi_ring_resv_next(&resv); + sdxi_encode_cxt_start(desc, &(const struct sdxi_cxt_start) { + .range =3D sdxi_cxt_range_single(cxt->id), + }); + sdxi_completion_attach(desc, sc); + sdxi_desc_make_valid(desc); + sdxi_cxt_push_doorbell(adm, sdxi_ring_resv_dbval(&resv)); + + return sdxi_completion_poll(sc); +} + +void sdxi_stop_cxt(struct sdxi_cxt *cxt) +{ + struct sdxi_cxt *adm =3D to_admin_cxt(cxt); + struct sdxi_desc *stop, *sync; + struct sdxi_ring_resv resv; + int err; + + might_sleep(); + + struct sdxi_completion *sc __free(sdxi_completion) =3D + sdxi_completion_alloc(cxt->sdxi); + + if (!sc) + return; + + /* This is not how to stop the admin context. */ + if (WARN_ON(adm =3D=3D cxt)) + return; + + err =3D sdxi_ring_reserve(adm->ring_state, 2, &resv); + if (WARN_ON_ONCE(err)) + return; + + stop =3D sdxi_ring_resv_next(&resv); + sync =3D sdxi_ring_resv_next(&resv); + + sdxi_encode_cxt_stop(stop, &(const struct sdxi_cxt_stop) { + .range =3D sdxi_cxt_range_single(cxt->id), + }); + sdxi_encode_sync(sync, &(const struct sdxi_sync) { + .filter =3D SDXI_SYNC_FLT_STOP, + .range =3D sdxi_cxt_range_single(cxt->id), + }); + sdxi_completion_attach(sync, sc); + sdxi_desc_make_valid(stop); + sdxi_desc_make_valid(sync); + sdxi_cxt_push_doorbell(adm, sdxi_ring_resv_dbval(&resv)); + + WARN_ON(sdxi_completion_poll(sc)); +} + /* * Temporary owner for context id until it can be assigned to a * context object; enables scope-based cleanup. diff --git a/drivers/dma/sdxi/context.h b/drivers/dma/sdxi/context.h index 329cafe94fe2..d7f67a435a9f 100644 --- a/drivers/dma/sdxi/context.h +++ b/drivers/dma/sdxi/context.h @@ -68,6 +68,9 @@ int sdxi_admin_cxt_init(struct sdxi_dev *sdxi); struct sdxi_cxt *sdxi_cxt_new(struct sdxi_dev *sdxi); void sdxi_cxt_exit(struct sdxi_cxt *cxt); =20 +int sdxi_start_cxt(struct sdxi_cxt *cxt); +void sdxi_stop_cxt(struct sdxi_cxt *cxt); + static inline struct sdxi_cxt *to_admin_cxt(const struct sdxi_cxt *cxt) { return cxt->sdxi->admin_cxt; --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 997304D90AC; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=t9rfKiWWPQYoSvmiU+XCAa8SAXfjDJgxhP+com8rxa/UO36pvqL70BZA/ebiLoDbeDh7qLyixIw4Vz6XEOlxtmvrqnPASzpz6aDi15Htyk9Ric8gtYNh7jNQpn8byMEp0sJgqgmdcEK5scECLeFw3AXWpSqLRb6mh62z5919Xs0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=gp44GDsROjQhDEcuX5sSf/WPwT7vHZdtfTfB6RCMtr4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YJ6bd3iIDDafb32oqxFPlrrqy13OCQ9m7s5jf7EtiLGF74Mqd3LcP2LcqOI/XUaJtsKy03ixVp2/q8+BwFxvyhtBhiyRJts5AR4uciYWDbxNh7zhZaL+FlKyj3vpFvAq+BisuQgfpQEmR/U0Q5yA686t51V+NbYKAXzMtfYPr2I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=kOReqpsU; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="kOReqpsU" Received: by smtp.kernel.org (Postfix) with ESMTPS id 7A1EAC4AF50; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=gp44GDsROjQhDEcuX5sSf/WPwT7vHZdtfTfB6RCMtr4=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=kOReqpsU0vGJ3c5Fzx4m9zpfZZI7zsd4/2nG1+cdEZFE+gd1vLgEOBtnCaV7hfn5X fXpes6KYnnrWGL/4/3HtVy4De9gyGXtrNRNhrdG+14Y30eBP0fPkqUUL7SkaTiJUTP Yt8k2RWrDOHohIoxeLd+YMpELPqCnum1npvSkK3FrE8CQnb/D02/57eWnX8SQlorqH D+xTd73VBwOdOq/pYWYR5UdJXFnKhm27w0Jo0IQ3UIjR6AhPB33SlH6GQEicT2omeZ 8WE8UgobYtAHMzdKDlgN3MPX6uT04WYuxK91/ixuzpUi6W0yrTb4MQcVPimjT06ZI/ EudYl0FWAyCkA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6F974CD4851; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:32 -0500 Subject: [PATCH v2 20/23] dmaengine: sdxi: Encode nop, copy, and interrupt descriptors Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-20-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=7417; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=OeSGeVESnMMF6cn7WU0OTy71iuqRQnzGmtcE0S/QVx0=; b=lX7vlb5k47XPrWdJuJpfFmuKrM9nISNoMiTluhLV+Qchj6++RUsCHJXgaulU/l1Ss8/QRdXkj OumQkk8TrkyBB/6l4831sYDAXzfyMlQPlwxf6BXLBZ1WAsWpJxnI2r7 X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Introduce low-level support for serializing three operation types to the descriptor ring of a client context: nop, copy, and interrupt. As with the administrative descriptor support introduced earlier, each operation has its own distinct type that overlays the generic struct sdxi_desc, along with a dedicated encoder function that accepts an operation-specific parameter struct. Copy descriptors are used to implement memcpy offload for the DMA engine provider, and interrupt descriptors are used to signal the completion of preceding descriptors in the ring. Nops can be used in error paths where a ring reservation has been obtained and the caller needs to submit valid descriptors before returning. Conditionally expose sdxi_encode_size32() for unit testing. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/descriptor.c | 107 ++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/descriptor.h | 25 ++++++++++ drivers/dma/sdxi/hw.h | 33 +++++++++++++ 3 files changed, 165 insertions(+) diff --git a/drivers/dma/sdxi/descriptor.c b/drivers/dma/sdxi/descriptor.c index be2a9244ce19..41019e747528 100644 --- a/drivers/dma/sdxi/descriptor.c +++ b/drivers/dma/sdxi/descriptor.c @@ -7,12 +7,119 @@ =20 #include #include +#include +#include +#include #include #include =20 #include "hw.h" #include "descriptor.h" =20 +VISIBLE_IF_KUNIT int __must_check sdxi_encode_size32(u64 size, __le32 *des= t) +{ + /* + * sizes are encoded as value - 1: + * value encoding + * 1 0 + * 2 1 + * ... + * 4G 0xffffffff + */ + if (WARN_ON_ONCE(size > SZ_4G) || + WARN_ON_ONCE(size =3D=3D 0)) + return -EINVAL; + size =3D clamp_val(size, 1, SZ_4G); + *dest =3D cpu_to_le32((u32)(size - 1)); + return 0; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_encode_size32); + +void sdxi_serialize_nop(struct sdxi_desc *desc) +{ + u32 opcode =3D (FIELD_PREP(SDXI_DSC_SUBTYPE, SDXI_DSC_OP_SUBTYPE_NOP) | + FIELD_PREP(SDXI_DSC_TYPE, SDXI_DSC_OP_TYPE_DMAB)); + u64 csb_ptr =3D FIELD_PREP(SDXI_DSC_NP, 1); + + *desc =3D (typeof(*desc)) { + .nop =3D (typeof(desc->nop)) { + .opcode =3D cpu_to_le32(opcode), + .csb_ptr =3D cpu_to_le64(csb_ptr), + }, + }; + +} + +int sdxi_encode_copy(struct sdxi_desc *desc, const struct sdxi_copy *param= s) +{ + u64 csb_ptr; + u32 opcode; + __le32 size; + int err; + + err =3D sdxi_encode_size32(params->len, &size); + if (err) + return err; + /* + * Reject overlapping src and dst. "Software ... shall not + * overlap the source buffer, destination buffer, Atomic + * Return Data, or completion status block." - SDXI 1.0 5.6 + * Memory Consistency Model + */ + if (range_overlaps(&(const struct range) { + .start =3D params->src, + .end =3D params->src + params->len - 1, + }, + &(const struct range) { + .start =3D params->dst, + .end =3D params->dst + params->len - 1, + })) + return -EINVAL; + + opcode =3D (FIELD_PREP(SDXI_DSC_SUBTYPE, SDXI_DSC_OP_SUBTYPE_COPY) | + FIELD_PREP(SDXI_DSC_TYPE, SDXI_DSC_OP_TYPE_DMAB)); + + csb_ptr =3D FIELD_PREP(SDXI_DSC_NP, 1); + + *desc =3D (typeof(*desc)) { + .copy =3D (typeof(desc->copy)) { + .opcode =3D cpu_to_le32(opcode), + .size =3D size, + .akey0 =3D cpu_to_le16(params->src_akey), + .akey1 =3D cpu_to_le16(params->dst_akey), + .addr0 =3D cpu_to_le64(params->src), + .addr1 =3D cpu_to_le64(params->dst), + .csb_ptr =3D cpu_to_le64(csb_ptr), + }, + }; + + return 0; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_encode_copy); + +int sdxi_encode_intr(struct sdxi_desc *desc, + const struct sdxi_intr *params) +{ + u64 csb_ptr; + u32 opcode; + + opcode =3D (FIELD_PREP(SDXI_DSC_SUBTYPE, SDXI_DSC_OP_SUBTYPE_INTR) | + FIELD_PREP(SDXI_DSC_TYPE, SDXI_DSC_OP_TYPE_INTR)); + + csb_ptr =3D FIELD_PREP(SDXI_DSC_NP, 1); + + *desc =3D (typeof(*desc)) { + .intr =3D (typeof(desc->intr)) { + .opcode =3D cpu_to_le32(opcode), + .akey =3D cpu_to_le16(params->akey), + .csb_ptr =3D cpu_to_le64(csb_ptr), + }, + }; + + return 0; +} +EXPORT_SYMBOL_IF_KUNIT(sdxi_encode_intr); + int sdxi_encode_cxt_start(struct sdxi_desc *desc, const struct sdxi_cxt_start *params) { diff --git a/drivers/dma/sdxi/descriptor.h b/drivers/dma/sdxi/descriptor.h index 5b8fd7cbaa03..14f92c8dea1d 100644 --- a/drivers/dma/sdxi/descriptor.h +++ b/drivers/dma/sdxi/descriptor.h @@ -9,6 +9,7 @@ */ =20 #include +#include #include #include #include @@ -16,6 +17,10 @@ =20 #include "hw.h" =20 +#if IS_ENABLED(CONFIG_KUNIT) +int __must_check sdxi_encode_size32(u64 size, __le32 *dest); +#endif + static inline void sdxi_desc_vl_expect(const struct sdxi_desc *desc, bool = expected) { u8 vl =3D FIELD_GET(SDXI_DSC_VL, le32_to_cpu(desc->opcode)); @@ -80,6 +85,26 @@ static inline struct sdxi_cxt_range sdxi_cxt_range_singl= e(u16 nr) return sdxi_cxt_range(nr, nr); } =20 +void sdxi_serialize_nop(struct sdxi_desc *desc); + +struct sdxi_copy { + dma_addr_t src; + dma_addr_t dst; + u64 len; + u16 src_akey; + u16 dst_akey; +}; + +int sdxi_encode_copy(struct sdxi_desc *desc, + const struct sdxi_copy *params); + +struct sdxi_intr { + u16 akey; +}; + +int sdxi_encode_intr(struct sdxi_desc *desc, + const struct sdxi_intr *params); + struct sdxi_cxt_start { struct sdxi_cxt_range range; }; diff --git a/drivers/dma/sdxi/hw.h b/drivers/dma/sdxi/hw.h index 4dcd0a3ff0fd..11d88cfc8819 100644 --- a/drivers/dma/sdxi/hw.h +++ b/drivers/dma/sdxi/hw.h @@ -164,6 +164,30 @@ struct sdxi_desc { static_assert(offsetof(struct tag_, csb_ptr) =3D=3D \ offsetof(struct sdxi_dsc_generic, csb_ptr)) =20 + /* SDXI 1.0 Table 6-6: DSC_DMAB_NOP Descriptor Format */ + define_sdxi_dsc(sdxi_dsc_dmab_nop, nop, + __u8 rsvd_0[52]; + ); + + /* SDXI 1.0 Table 6-8: DSC_DMAB_COPY Descriptor Format */ + define_sdxi_dsc(sdxi_dsc_dmab_copy, copy, + __le32 size; + __u8 attr; + __u8 rsvd_0[3]; + __le16 akey0; + __le16 akey1; + __le64 addr0; + __le64 addr1; + __u8 rsvd_1[24]; + ); + + /* SDXI 1.0 Table 6-12: DSC_INTR Descriptor Format */ + define_sdxi_dsc(sdxi_dsc_intr, intr, + __u8 rsvd_0[8]; + __le16 akey; + __u8 rsvd_1[42]; + ); + /* SDXI 1.0 Table 6-14: DSC_CXT_START Descriptor Format */ define_sdxi_dsc(sdxi_dsc_cxt_start, cxt_start, __u8 rsvd_0; @@ -207,11 +231,20 @@ static_assert(sizeof(struct sdxi_desc) =3D=3D 64); =20 /* SDXI 1.0 Table 6-1: SDXI Operation Groups */ enum sdxi_dsc_type { + SDXI_DSC_OP_TYPE_DMAB =3D 0x001, SDXI_DSC_OP_TYPE_ADMIN =3D 0x002, + SDXI_DSC_OP_TYPE_INTR =3D 0x004, }; =20 /* SDXI 1.0 Table 6-2: SDXI Operation Groups, Types, and Subtypes */ enum sdxi_dsc_subtype { + /* DMA Base */ + SDXI_DSC_OP_SUBTYPE_NOP =3D 0x01, + SDXI_DSC_OP_SUBTYPE_COPY =3D 0x03, + + /* Interrupt */ + SDXI_DSC_OP_SUBTYPE_INTR =3D 0x00, + /* Administrative */ SDXI_DSC_OP_SUBTYPE_CXT_START_NM =3D 0x03, SDXI_DSC_OP_SUBTYPE_CXT_STOP =3D 0x04, --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA45B4D90B5; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=b5iaopquj/DSz1jT3nAt0+aEtQQEUQU7IE0/XIrn/X8agxbRrrkodqzxK5V9p8eEdROu8TCLB/CWqlPPkJpDTuol89+i7FkrG+GvPLifXj5bBXH9LxvI9h0kuklp2inyWWKKy2zz/tDKC3YXMpQHrKH8nj3KQJMl/gTzcQHlSTM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=KPiBzZOL6V8f9vDwbdZdld94e6GeHrPEVyOksi7b6Zc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JNPfK2uEVl+/1xbbh1Klk4XFe/rsUTWVD6ddDCc6ELeSHgUDkQ1UbdwQcR25ND/rCsNOQKH3s6w0cwNWIqZ7eQWJeDACWZpSGG9XkImorHmuIrmlBkxdgZ4VokRGnJIYglrhyiTjAOrHKqa+R3VkvtLMATXUjoIWWhx6LbvVjzk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=pf7LzTZY; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="pf7LzTZY" Received: by smtp.kernel.org (Postfix) with ESMTPS id 88A9AC2BCB0; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=KPiBzZOL6V8f9vDwbdZdld94e6GeHrPEVyOksi7b6Zc=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=pf7LzTZY+zLPzeymXBJov3LqfT+FDuemhi4XBaudOdPUeO4ZbyBEy7Y9JLMSrwZaP 7PEo6FjNvD4YpZsjEvWeoqbDO/eyzO44WApQ6KJeG4GX+PLsG/n2BKK3eiGv1LYybv epngyz3fkP+1nUvx//q6UmQJL/hcxVleEJkMB6djC7ywYVwjwoXZybe1chsWeJXCQT a+A5Wdt01lYyoD58zXuo/0PsjmEBqQdfn76ZE9zF/wDgHUa7ndstmW5BGDxCXsU7t+ hTKa0cT+Bj57IwQLslXzSxIlQeTZwApxHov7HjmkVNdqa6eIDzcJoC4haV8xFJhq5l kU3K9pbehz7YA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8068CCD4855; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:33 -0500 Subject: [PATCH v2 21/23] dmaengine: sdxi: Add unit tests for descriptor encoding Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-21-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=16274; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=xjVQQVgXFjtEQA33NLEQrx1A36xx2uty85FEqt9TvzM=; b=IFWMmyq6SidbpI4J4B+N6pQ2umo+mn9G3yUOKxWjkZa8u3tMkhVy6v/1inxG8ZgahvXwcLQmj LWL6ydgZGuJBNBbg3VMdZ8BRIqbfRbNTX+VWwbMgp6GllNzDGCfjtcu X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Test the encoder function for each descriptor type currently used by the driver. The production code uses the GENMASK()/BIT() family of macros to support encoding descriptors. The tests for that code use the packing API to decode descriptors produced by that code without relying on those bitmask definitions. By limiting what's shared between the real code and the tests we gain confidence in both. If both the driver code and the tests rely on the bitfield macros, and then upon adding a new descriptor field the author mistranslates the bit numbering from the spec, that error is more likely to propagate to the tests undetected than if the test code relies on a separate mechanism for decoding descriptors. Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/Kconfig | 1 + drivers/dma/sdxi/Makefile | 1 + drivers/dma/sdxi/descriptor_kunit.c | 484 ++++++++++++++++++++++++++++++++= ++++ 3 files changed, 486 insertions(+) diff --git a/drivers/dma/sdxi/Kconfig b/drivers/dma/sdxi/Kconfig index e616d3e323bc..39343eb85614 100644 --- a/drivers/dma/sdxi/Kconfig +++ b/drivers/dma/sdxi/Kconfig @@ -11,6 +11,7 @@ config SDXI_KUNIT_TEST tristate "SDXI unit tests" if !KUNIT_ALL_TESTS depends on SDXI && KUNIT default KUNIT_ALL_TESTS + select PACKING help KUnit tests for parts of the SDXI driver. Does not require SDXI hardware. diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile index 08dd73a45dc7..419c71c2ef6a 100644 --- a/drivers/dma/sdxi/Makefile +++ b/drivers/dma/sdxi/Makefile @@ -11,4 +11,5 @@ sdxi-objs +=3D \ sdxi-$(CONFIG_PCI_MSI) +=3D pci.o =20 obj-$(CONFIG_SDXI_KUNIT_TEST) +=3D \ + descriptor_kunit.o \ ring_kunit.o diff --git a/drivers/dma/sdxi/descriptor_kunit.c b/drivers/dma/sdxi/descrip= tor_kunit.c new file mode 100644 index 000000000000..1f3c2e7ab2dd --- /dev/null +++ b/drivers/dma/sdxi/descriptor_kunit.c @@ -0,0 +1,484 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI descriptor encoding tests. + * + * Copyright Advanced Micro Devices, Inc. + * + * While the driver code uses bitfield macros (BIT, GENMASK) to encode + * descriptors, these tests use the packing API to decode them. + * Capturing the descriptor layout using PACKED_FIELD() is basically a + * copy-paste exercise since SDXI defines control structure fields in + * terms of bit offsets. Eschewing the bitfield constants such as + * SDXI_DSC_VL in the test code makes it possible for the tests to + * detect any mistakes in defining them. + * + * Note that the checks in unpack_fields() can be quite time-consuming + * at build time. Uncomment '#define SKIP_PACKING_CHECKS' below if + * that's too annoying when working on this code. + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "descriptor.h" + +/* #define SKIP_PACKING_CHECKS */ + +MODULE_IMPORT_NS("EXPORTED_FOR_KUNIT_TESTING"); + +enum { + SDXI_PACKING_QUIRKS =3D QUIRK_LITTLE_ENDIAN | QUIRK_LSW32_IS_FIRST, +}; + + +#define desc_field(_high, _low, _target_struct, _member) \ + PACKED_FIELD(_high, _low, _target_struct, _member) +#define desc_flag(_bit, _target_struct, _member) \ + desc_field(_bit, _bit, _target_struct, _member) + +/* DMAB_COPY */ +struct unpacked__copy { + u32 size; + u8 attr_src; + u8 attr_dst; + u16 akey0; + u16 akey1; + u64 addr0; + u64 addr1; +}; + +#define copy_field(_high, _low, _member) \ + desc_field(_high, _low, struct unpacked__copy, _member) + +static const struct packed_field_u16 copy_subfields[] =3D { + copy_field(63, 32, size), + copy_field(67, 64, attr_src), + copy_field(71, 68, attr_dst), + copy_field(111, 96, akey0), + copy_field(127, 112, akey1), + copy_field(191, 128, addr0), + copy_field(255, 192, addr1), +}; + +/* DSC_INTR */ +struct unpacked__intr { + u16 akey; +}; + +#define intr_field(_high, _low, _member) \ + desc_field(_high, _low, struct unpacked__intr, _member) + +static const struct packed_field_u16 intr_subfields[] =3D { + intr_field(111, 96, akey), +}; + +/* DSC_SYNC */ +struct unpacked__sync { + u8 flt; + bool vf; + u16 vf_num; + u16 cxt_start; + u16 cxt_end; + u16 key_start; + u16 key_end; +}; + +#define sync_field(_high, _low, _member) \ + desc_field(_high, _low, struct unpacked__sync, _member) +#define sync_flag(_bit, _member) sync_field(_bit, _bit, _member) + +static const struct packed_field_u16 sync_subfields[] =3D { + sync_field(34, 32, flt), + sync_flag(47, vf), + sync_field(63, 48, vf_num), + sync_field(79, 64, cxt_start), + sync_field(95, 80, cxt_end), + sync_field(111, 96, key_start), + sync_field(127, 112, key_end), +}; + +/* DSC_CXT_START */ +struct unpacked__cxt_start { + bool dv; + bool vf; + u16 vf_num; + u16 cxt_start; + u16 cxt_end; + u64 db_value; +}; + +#define cxt_start_field(_high, _low, _member) \ + desc_field(_high, _low, struct unpacked__cxt_start, _member) +#define cxt_start_flag(_bit, _member) cxt_start_field(_bit, _bit, _member) + +static const struct packed_field_u16 cxt_start_subfields[] =3D { + cxt_start_flag(46, dv), + cxt_start_flag(47, vf), + cxt_start_field(63, 48, vf_num), + cxt_start_field(79, 64, cxt_start), + cxt_start_field(95, 80, cxt_end), + cxt_start_field(191, 128, db_value), +}; + +/* DSC_CXT_STOP */ +struct unpacked__cxt_stop { + bool hs; + bool vf; + u16 vf_num; + u16 cxt_start; + u16 cxt_end; +}; + +#define cxt_stop_field(_high, _low, _member) \ + desc_field(_high, _low, struct unpacked__cxt_stop, _member) +#define cxt_stop_flag(_bit, _member) cxt_stop_field(_bit, _bit, _member) + +static const struct packed_field_u16 cxt_stop_subfields[] =3D { + cxt_stop_flag(45, hs), + cxt_stop_flag(47, vf), + cxt_stop_field(63, 48, vf_num), + cxt_stop_field(79, 64, cxt_start), + cxt_stop_field(95, 80, cxt_end), +}; + +/* DSC_GENERIC */ +struct unpacked_desc { + u64 csb_ptr; + u16 type; + u8 subtype; + bool vl; + bool se; + bool fe; + bool ch; + bool csr; + bool rb; + bool np; + union { + struct unpacked__copy copy; + struct unpacked__intr intr; + struct unpacked__sync sync; + struct unpacked__cxt_start cxt_start; + struct unpacked__cxt_stop cxt_stop; + }; +}; + +#define generic_field(_high, _low, _member) \ + desc_field(_high, _low, struct unpacked_desc, _member) +#define generic_flag(_bit, _member) generic_field(_bit, _bit, _member) + +static const struct packed_field_u16 generic_subfields[] =3D { + generic_flag(0, vl), + generic_flag(1, se), + generic_flag(2, fe), + generic_flag(3, ch), + generic_flag(4, csr), + generic_flag(5, rb), + generic_field(15, 8, subtype), + generic_field(26, 16, type), + generic_flag(448, np), + generic_field(511, 453, csb_ptr), +}; + +#ifndef SKIP_PACKING_CHECKS +#define define_unpack_fn(_T) \ + static void unpack_ ## _T(struct unpacked_desc *to, \ + const struct sdxi_desc *from) \ + { \ + unpack_fields(from, sizeof(*from), to, \ + generic_subfields, SDXI_PACKING_QUIRKS); \ + unpack_fields(from, sizeof(*from), &to->_T, \ + _T ## _subfields, SDXI_PACKING_QUIRKS); \ + } +#else +#define define_unpack_fn(_T) \ + static void unpack_ ## _T(struct unpacked_desc *to, \ + const struct sdxi_desc *from) \ + { \ + unpack_fields_u16(from, sizeof(*from), to, \ + generic_subfields, \ + ARRAY_SIZE(generic_subfields), \ + SDXI_PACKING_QUIRKS); \ + unpack_fields_u16(from, sizeof(*from), &to->_T, \ + _T ## _subfields, \ + ARRAY_SIZE(_T ## _subfields), \ + SDXI_PACKING_QUIRKS); \ + } +#endif /* SKIP_PACKING_CHECKS */ + +define_unpack_fn(intr) +define_unpack_fn(copy) +define_unpack_fn(sync) +define_unpack_fn(cxt_start) +define_unpack_fn(cxt_stop) + +static void desc_poison(struct sdxi_desc *d) +{ + memset(d, 0xff, sizeof(*d)); +} + +static void encode_size32(struct kunit *t) +{ + __le32 res =3D cpu_to_le32(U32_MAX); + + /* Valid sizes. */ + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_size32(1, &res)); + KUNIT_EXPECT_EQ(t, 0, le32_to_cpu(res)); + + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_size32(SZ_4K, &res)); + KUNIT_EXPECT_EQ(t, SZ_4K - 1, le32_to_cpu(res)); + + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_size32(SZ_4M, &res)); + KUNIT_EXPECT_EQ(t, SZ_4M - 1, le32_to_cpu(res)); + + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_size32(SZ_4G - 1, &res)); + KUNIT_EXPECT_EQ(t, SZ_4G - 2, le32_to_cpu(res)); + + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_size32(SZ_4G, &res)); + KUNIT_EXPECT_EQ(t, SZ_4G - 1, le32_to_cpu(res)); + + /* Invalid sizes. Ensure the out parameter is unmodified. */ +#define RES_VAL 0x843829 + res =3D cpu_to_le32(RES_VAL); + + KUNIT_EXPECT_EQ(t, -EINVAL, sdxi_encode_size32(0, &res)); + KUNIT_EXPECT_EQ(t, RES_VAL, le32_to_cpu(res)); + + KUNIT_EXPECT_EQ(t, -EINVAL, sdxi_encode_size32(SZ_4G + 1, &res)); + KUNIT_EXPECT_EQ(t, RES_VAL, le32_to_cpu(res)); + + KUNIT_EXPECT_EQ(t, -EINVAL, sdxi_encode_size32(SZ_8G, &res)); + KUNIT_EXPECT_EQ(t, RES_VAL, le32_to_cpu(res)); + + KUNIT_EXPECT_EQ(t, -EINVAL, sdxi_encode_size32(U64_MAX, &res)); + KUNIT_EXPECT_EQ(t, RES_VAL, le32_to_cpu(res)); + +#undef RES_VAL +} + +static void copy(struct kunit *t) +{ + struct unpacked_desc unpacked; + struct sdxi_desc desc =3D {}; + struct sdxi_copy copy =3D { + .src =3D 0x1000, + .dst =3D 0x2000, + .len =3D 4096, + .src_akey =3D 0, + .dst_akey =3D 0, + }; + + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_copy(&desc, ©)); + + unpack_copy(&unpacked, &desc); + KUNIT_EXPECT_EQ(t, unpacked.vl, 0); + KUNIT_EXPECT_EQ(t, unpacked.ch, 0); + KUNIT_EXPECT_EQ(t, unpacked.subtype, SDXI_DSC_OP_SUBTYPE_COPY); + KUNIT_EXPECT_EQ(t, unpacked.type, SDXI_DSC_OP_TYPE_DMAB); + KUNIT_EXPECT_EQ(t, unpacked.csb_ptr, 0); + KUNIT_EXPECT_EQ(t, unpacked.np, 1); + + KUNIT_EXPECT_EQ(t, unpacked.copy.size, copy.len - 1); + + /* Zero isn't a valid size. */ + desc_poison(&desc); + copy.len =3D 0; + KUNIT_EXPECT_EQ(t, -EINVAL, sdxi_encode_copy(&desc, ©)); + + /* But 1 is. */ + desc_poison(&desc); + copy.len =3D 1; + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_copy(&desc, ©)); + unpack_copy(&unpacked, &desc); + KUNIT_EXPECT_EQ(t, unpacked.copy.size, copy.len - 1); + + /* SDXI forbids overlapping source and destination. */ + desc_poison(&desc); + copy.len =3D 4097; + KUNIT_EXPECT_EQ(t, -EINVAL, sdxi_encode_copy(&desc, ©)); + copy =3D (typeof(copy)) { + .src =3D 0x4000, + .dst =3D 0x4000, + .len =3D 1, + .src_akey =3D 0, + .dst_akey =3D 0, + }; + KUNIT_EXPECT_EQ(t, -EINVAL, sdxi_encode_copy(&desc, ©)); + + desc_poison(&desc); + KUNIT_EXPECT_EQ(t, 0, + sdxi_encode_copy(&desc, + &(struct sdxi_copy) { + .src =3D 0x1000, + .dst =3D 0x2000, + .len =3D 0x100, + .src_akey =3D 1, + .dst_akey =3D 2, + })); + KUNIT_EXPECT_EQ(t, 0x1000, le64_to_cpu(desc.copy.addr0)); + KUNIT_EXPECT_EQ(t, 0x2000, le64_to_cpu(desc.copy.addr1)); + KUNIT_EXPECT_EQ(t, 0x100, 1 + le32_to_cpu(desc.copy.size)); + KUNIT_EXPECT_EQ(t, 1, le16_to_cpu(desc.copy.akey0)); + KUNIT_EXPECT_EQ(t, 2, le16_to_cpu(desc.copy.akey1)); + + unpack_copy(&unpacked, &desc); + KUNIT_EXPECT_EQ(t, unpacked.vl, 0); + KUNIT_EXPECT_EQ(t, unpacked.ch, 0); + KUNIT_EXPECT_EQ(t, unpacked.subtype, SDXI_DSC_OP_SUBTYPE_COPY); + KUNIT_EXPECT_EQ(t, unpacked.type, SDXI_DSC_OP_TYPE_DMAB); + KUNIT_EXPECT_EQ(t, unpacked.csb_ptr, 0); + KUNIT_EXPECT_EQ(t, unpacked.np, 1); + + KUNIT_EXPECT_EQ(t, unpacked.copy.size, 0x100 - 1); +} + +static void intr(struct kunit *t) +{ + struct unpacked_desc unpacked; + struct sdxi_intr intr =3D { + .akey =3D 1234, + }; + struct sdxi_desc desc; + + desc_poison(&desc); + KUNIT_EXPECT_EQ(t, 0, sdxi_encode_intr(&desc, &intr)); + + unpack_intr(&unpacked, &desc); + KUNIT_EXPECT_EQ(t, unpacked.vl, 0); + KUNIT_EXPECT_EQ(t, unpacked.ch, 0); + KUNIT_EXPECT_EQ(t, unpacked.subtype, SDXI_DSC_OP_SUBTYPE_INTR); + KUNIT_EXPECT_EQ(t, unpacked.type, SDXI_DSC_OP_TYPE_INTR); + KUNIT_EXPECT_EQ(t, unpacked.csb_ptr, 0); + KUNIT_EXPECT_EQ(t, unpacked.np, 1); + + KUNIT_EXPECT_EQ(t, unpacked.intr.akey, 1234); +} + +static void cxt_start(struct kunit *t) +{ + struct unpacked_desc unpacked; + struct sdxi_cxt_start start =3D { + .range =3D sdxi_cxt_range_single(2), + }; + struct sdxi_desc desc; + + desc_poison(&desc); + KUNIT_ASSERT_EQ(t, 0, sdxi_encode_cxt_start(&desc, &start)); + + unpack_cxt_start(&unpacked, &desc); + + /* Check op-specific fields. */ + KUNIT_EXPECT_EQ(t, 0, desc.cxt_start.vflags); + + /* + * Check generic fields. Some flags have mandatory values + * according to the operation type. + */ + KUNIT_EXPECT_EQ(t, unpacked.vl, 0); + KUNIT_EXPECT_EQ(t, unpacked.se, 0); + KUNIT_EXPECT_EQ(t, unpacked.fe, 1); + KUNIT_EXPECT_EQ(t, unpacked.ch, 0); + KUNIT_EXPECT_EQ(t, unpacked.subtype, SDXI_DSC_OP_SUBTYPE_CXT_START_NM); + KUNIT_EXPECT_EQ(t, unpacked.type, SDXI_DSC_OP_TYPE_ADMIN); + KUNIT_EXPECT_EQ(t, unpacked.csb_ptr, 0); + KUNIT_EXPECT_EQ(t, unpacked.np, 1); + + KUNIT_EXPECT_FALSE(t, unpacked.cxt_start.dv); + KUNIT_EXPECT_FALSE(t, unpacked.cxt_start.vf); + KUNIT_EXPECT_EQ(t, unpacked.cxt_start.cxt_start, 2); + KUNIT_EXPECT_EQ(t, unpacked.cxt_start.cxt_end, 2); + KUNIT_EXPECT_EQ(t, unpacked.cxt_start.vf_num, 0); + KUNIT_EXPECT_EQ(t, unpacked.cxt_start.db_value, 0); +} + +static void cxt_stop(struct kunit *t) +{ + struct unpacked_desc unpacked; + struct sdxi_cxt_stop stop =3D { + .range =3D sdxi_cxt_range_single(2), + }; + struct sdxi_desc desc; + + desc_poison(&desc); + KUNIT_ASSERT_EQ(t, 0, sdxi_encode_cxt_stop(&desc, &stop)); + + unpack_cxt_stop(&unpacked, &desc); + + /* Check op-specific fields. */ + KUNIT_EXPECT_EQ(t, 0, desc.cxt_start.vflags); + + /* + * Check generic fields. Some flags have mandatory values + * according to the operation type. + */ + KUNIT_EXPECT_EQ(t, unpacked.vl, 0); + KUNIT_EXPECT_EQ(t, unpacked.se, 0); + KUNIT_EXPECT_EQ(t, unpacked.fe, 1); + KUNIT_EXPECT_EQ(t, unpacked.ch, 0); + KUNIT_EXPECT_EQ(t, unpacked.subtype, SDXI_DSC_OP_SUBTYPE_CXT_STOP); + KUNIT_EXPECT_EQ(t, unpacked.type, SDXI_DSC_OP_TYPE_ADMIN); + KUNIT_EXPECT_EQ(t, unpacked.csb_ptr, 0); + KUNIT_EXPECT_EQ(t, unpacked.np, 1); + + KUNIT_EXPECT_FALSE(t, unpacked.cxt_stop.hs); + KUNIT_EXPECT_FALSE(t, unpacked.cxt_stop.vf); + KUNIT_EXPECT_EQ(t, unpacked.cxt_stop.cxt_start, 2); + KUNIT_EXPECT_EQ(t, unpacked.cxt_stop.cxt_end, 2); + KUNIT_EXPECT_EQ(t, unpacked.cxt_stop.vf_num, 0); +} + +static void sync(struct kunit *t) +{ + struct sdxi_sync sync =3D { + .filter =3D SDXI_SYNC_FLT_STOP, + .range =3D sdxi_cxt_range(1, U16_MAX), + }; + struct sdxi_desc desc; + struct unpacked_desc unpacked; + + desc_poison(&desc); + KUNIT_ASSERT_EQ(t, 0, sdxi_encode_sync(&desc, &sync)); + unpack_sync(&unpacked, &desc); + + KUNIT_EXPECT_EQ(t, unpacked.type, SDXI_DSC_OP_TYPE_ADMIN); + KUNIT_EXPECT_EQ(t, unpacked.subtype, SDXI_DSC_OP_SUBTYPE_SYNC); + KUNIT_EXPECT_EQ(t, unpacked.ch, 0); + KUNIT_EXPECT_EQ(t, unpacked.sync.flt, SDXI_SYNC_FLT_STOP); + KUNIT_EXPECT_EQ(t, unpacked.sync.cxt_start, 1); + KUNIT_EXPECT_EQ(t, unpacked.sync.cxt_end, U16_MAX); +} + +static struct kunit_case generic_desc_tcs[] =3D { + KUNIT_CASE(encode_size32), + KUNIT_CASE(copy), + KUNIT_CASE(intr), + KUNIT_CASE(cxt_start), + KUNIT_CASE(cxt_stop), + KUNIT_CASE(sync), + {} +}; + +static int generic_desc_setup_device(struct kunit *t) +{ + struct device *dev =3D kunit_device_register(t, "sdxi-mock-device"); + + KUNIT_ASSERT_NOT_ERR_OR_NULL(t, dev); + t->priv =3D dev; + return 0; +} + +static struct kunit_suite generic_desc_ts =3D { + .name =3D "Generic SDXI descriptor encoding", + .test_cases =3D generic_desc_tcs, + .init =3D generic_desc_setup_device, +}; +kunit_test_suite(generic_desc_ts); + +MODULE_DESCRIPTION("SDXI descriptor encoding tests"); +MODULE_AUTHOR("Nathan Lynch"); +MODULE_LICENSE("GPL"); --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC1524D90BB; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=MIbwCVUhawrkgsZnCTDwwZPmwHu6U0gvqf0sXpLJ5toQkG9K1hWsc+p6bEb5RsZtkw7/ii8GwQ2MxLQ5Xv6bNbW/bJ/bDxFQXSMfn+dT05a8++PDYFuWsbq0WizXcDkQG6tbV0kU+ZqrNXx8jaliGgBlobkG6pZfLqMdQ2PAvbo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=hEeYfinNyQBYdk2VH8i2CTElFO6SDWvfoQCs8ehVBUU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UpkIo/yqWStm0SXOH1ONRJFKS2PFIiMxFuVqvxmux5sJ1wtUWqaz5Ef7qqoitRbr1rYnn+0PviFvM7W8BTyh+cX99RwLENPt5Cm6xkSkHKwv8Hg/NbNwd5KNptQG1O1VqnXNza7BF25Qg92GIlEsv8j/vQS6LT4IkWsX9IujEhs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=AQ4dacy1; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="AQ4dacy1" Received: by smtp.kernel.org (Postfix) with ESMTPS id 9ED09C2BCFA; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=hEeYfinNyQBYdk2VH8i2CTElFO6SDWvfoQCs8ehVBUU=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=AQ4dacy17bSJu+TbFEwa+jiJL5P0Xe3gwaXvh2Us1xXLpk3yIIZehGOT4/MAX4DUS OnjuY2GVmcHYvxmfX5mxx4YMAFPE/u7Wu3Pl6+8R+LCh6FsCUaOd6hdkNCt5vAxvg3 W3h3a172KGN4MFfXWyv1towcKMFwRDwkbxLnlxvTQmRhDzbySpBrums/WWNz9lAwz2 E7/wCHnwSBkMSGQuhNlwpNpms1zuIpC5dEa5vAVQc3hKJ86VbDm7TDOQ1/Omq6cJdn SAwV0aKqlE+VXLSVnd/i2w2ENTjuQ9ODJ4T9tSEL600N8yliu+WhDUtgIO+YikViFN qMdxoG8XNIE9Q== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 91DA0CD37BE; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:34 -0500 Subject: [PATCH v2 22/23] dmaengine: sdxi: MSI/MSI-X vector allocation and mapping Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-22-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Frank Li , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526994; l=6672; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=6O3p3s6+RtRiIcmrttkpN8oREXHdyOgSYCkur7b4yoY=; b=Jk0qdHlmA0BqYoKllpupS5/dYlfarw39FIgXJJMpFsCrXhsHkEliZnWs96YH/r0eqAuqrC0gK pyojg9hrsoaCEd3gbYu7SXYtZMKdUrdSBMOjkD3kGHk5NISxofS1e3d X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch During PCI probe, allocate a vector per context supported by the function as reported by the capability register, plus one for the error log interrupt, which is always vector 0. The rest of the vector range is available for use with interrupt-generating descriptors. Introduce sdxi_alloc_vector() and sdxi_free_vector() which are thin wrappers around the IDA that tracks the allocated vector range. Introduce sdxi_vector_to_irq() which invokes a new get_irq() bus op to translate the device-relative index to the Linux IRQ number for use with request_irq() etc. For PCI this dispatches to pci_irq_vector(). Code such as the DMA engine provider that intends to submit interrupt descriptors should prepare by using sdxi_alloc_vector() and sdxi_vector_to_irq(), and clean up by using sdxi_free_vector(). Co-developed-by: Wei Huang Signed-off-by: Wei Huang Reviewed-by: Frank Li Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/device.c | 4 ++++ drivers/dma/sdxi/pci.c | 28 ++++++++++++++++++++++- drivers/dma/sdxi/sdxi.h | 57 +++++++++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 88 insertions(+), 1 deletion(-) diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index cc289b271ae2..79bd77639479 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -11,6 +11,7 @@ #include #include #include +#include #include #include #include @@ -327,6 +328,7 @@ int sdxi_register(struct device *dev, const struct sdxi= _bus_ops *ops) =20 sdxi->dev =3D dev; sdxi->bus_ops =3D ops; + ida_init(&sdxi->vectors); xa_init_flags(&sdxi->client_cxts, XA_FLAGS_ALLOC1); dev_set_drvdata(dev, sdxi); =20 @@ -347,5 +349,7 @@ void sdxi_unregister(struct device *dev) sdxi_cxt_exit(cxt); xa_destroy(&sdxi->client_cxts); =20 + ida_destroy(&sdxi->vectors); + sdxi_dev_stop(sdxi); } diff --git a/drivers/dma/sdxi/pci.c b/drivers/dma/sdxi/pci.c index 0f72cd359cf5..67e28b8d7f94 100644 --- a/drivers/dma/sdxi/pci.c +++ b/drivers/dma/sdxi/pci.c @@ -5,6 +5,7 @@ * Copyright Advanced Micro Devices, Inc. */ =20 +#include #include #include #include @@ -13,6 +14,7 @@ #include #include =20 +#include "mmio.h" #include "sdxi.h" =20 enum sdxi_mmio_bars { @@ -29,7 +31,8 @@ static int sdxi_pci_init(struct sdxi_dev *sdxi) { struct pci_dev *pdev =3D sdxi_to_pci_dev(sdxi); struct device *dev =3D &pdev->dev; - int ret; + unsigned int cap1_max_cxt; + int vecs, ret; =20 ret =3D pcim_enable_device(pdev); if (ret) @@ -49,12 +52,35 @@ static int sdxi_pci_init(struct sdxi_dev *sdxi) return dev_err_probe(dev, PTR_ERR(sdxi->dbs), "failed to map doorbell region\n"); =20 + /* + * Allocate the minimum required set of vectors plus one for + * each client context supported by the function. + */ + cap1_max_cxt =3D FIELD_GET(SDXI_MMIO_CAP1_MAX_CXT, + sdxi_read64(sdxi, SDXI_MMIO_CAP1)); + vecs =3D pci_alloc_irq_vectors(pdev, SDXI_MIN_VECTORS, + SDXI_MIN_VECTORS + cap1_max_cxt, + PCI_IRQ_MSI | PCI_IRQ_MSIX); + if (vecs < 0) + return dev_err_probe(dev, vecs, + "failed to allocate MSIs (max_cxt=3D%u)\n", + cap1_max_cxt); + + sdxi->nr_vectors =3D vecs; + dev_dbg(sdxi->dev, "allocated %u vectors\n", sdxi->nr_vectors); + pci_set_master(pdev); return 0; } =20 +static int sdxi_pci_get_irq(struct sdxi_dev *sdxi, unsigned int nr) +{ + return pci_irq_vector(sdxi_to_pci_dev(sdxi), nr); +} + static const struct sdxi_bus_ops sdxi_pci_ops =3D { .init =3D sdxi_pci_init, + .get_irq =3D sdxi_pci_get_irq, }; =20 static int sdxi_pci_probe(struct pci_dev *pdev, diff --git a/drivers/dma/sdxi/sdxi.h b/drivers/dma/sdxi/sdxi.h index 1786da7642cc..11773162c023 100644 --- a/drivers/dma/sdxi/sdxi.h +++ b/drivers/dma/sdxi/sdxi.h @@ -8,8 +8,10 @@ #ifndef DMA_SDXI_H #define DMA_SDXI_H =20 +#include #include #include +#include #include #include #include @@ -25,6 +27,21 @@ #define L1_CXT_CTRL_PTR_SHIFT 6 #define L1_CXT_AKEY_PTR_SHIFT 12 =20 +enum { + /* + * Per SDXI 1.0 3.4 Error Log, the error log interrupt is + * always vector 0. + */ + SDXI_ERROR_VECTOR =3D 0, + + /* + * Request at least one vector to account for the error log + * interrupt. Increment this if the driver gains more + * dedicated interrupts (e.g. one for the admin context). + */ + SDXI_MIN_VECTORS =3D 1, +}; + struct sdxi_dev; =20 /** @@ -37,6 +54,10 @@ struct sdxi_bus_ops { * function initialization. */ int (*init)(struct sdxi_dev *sdxi); + /** + * @get_irq: Map device interrupt index to Linux IRQ number. + */ + int (*get_irq)(struct sdxi_dev *sdxi, unsigned int index); }; =20 struct sdxi_dev { @@ -59,12 +80,48 @@ struct sdxi_dev { struct dma_pool *cxt_ctl_pool; struct dma_pool *cst_blk_pool; =20 + unsigned int nr_vectors; + struct ida vectors; + struct sdxi_cxt *admin_cxt; struct xarray client_cxts; /* context id -> (struct sdxi_cxt *) */ =20 const struct sdxi_bus_ops *bus_ops; }; =20 +/** + * sdxi_alloc_vector() - Allocate an interrupt vector. + * + * A vector that will have the same lifetime as the device does not + * need to be released explicitly. Otherwise the vector must be + * released with sdxi_free_vector(). + */ +static inline int sdxi_alloc_vector(struct sdxi_dev *sdxi) +{ + return ida_alloc_max(&sdxi->vectors, sdxi->nr_vectors - 1, + GFP_KERNEL); +} + +/** + * sdxi_free_vector() - Release a previously allocated index. + */ +static inline void sdxi_free_vector(struct sdxi_dev *sdxi, unsigned int nr) +{ + ida_free(&sdxi->vectors, nr); +} + +/** + * sdxi_vector_to_irq() - Translate an allocated interrupt vector to + * Linux IRQ number suitable for passing to + * request_irq() et al. + */ +static inline int sdxi_vector_to_irq(struct sdxi_dev *sdxi, unsigned int n= r) +{ + /* Moan if the index isn't currently allocated. */ + WARN_ON_ONCE(!ida_exists(&sdxi->vectors, nr)); + return sdxi->bus_ops->get_irq(sdxi, nr); +} + int sdxi_register(struct device *dev, const struct sdxi_bus_ops *ops); void sdxi_unregister(struct device *dev); =20 --=20 2.54.0 From nobody Sat Jun 13 00:26:07 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CAD5E4D90C9; Mon, 11 May 2026 19:16:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; cv=none; b=b2LtyoTraW9GA6303e4IutgNc+mMs6PY4aNWOOjpgjCKCDAQ6ZPEOTbdyaaLzWzMIA0wU+VwgcRb4DWok/HfbWR3UuQRH1JSSe9iWiUebryqGVR8u7cTym87tKDh/IBjaeniw9ji26j/8AU4KKIiPZIjujR3GkGBcfrGgqGRuT8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778526998; c=relaxed/simple; bh=Z2UHJDKZ6hnvSMw+PuRjmiSQ3SRvvZTl7FyY0ZpGC+0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZlHC4QB6ln8LmjB34i4tL1H4bhiv94spsrrxs5X7BZZCPntXBC1vjXiDmScAx/4ZoyarhMiUswF6KenPvQrEsO+3jwHwmziAZMeF7scShQRQ8zYRirQxsoDr++UcIzzAkNQOKycAA1J9LDce7Vx3O5U9tT+fE5wh6KmaCZ4o3sc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=WVDja+tP; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="WVDja+tP" Received: by smtp.kernel.org (Postfix) with ESMTPS id AF559C2BCFC; Mon, 11 May 2026 19:16:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778526998; bh=Z2UHJDKZ6hnvSMw+PuRjmiSQ3SRvvZTl7FyY0ZpGC+0=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=WVDja+tPZ4kFYDjOO+5E2NFegfmQElJQkXHcvJzAyCR0N0U6GjA3ihEupt1v4ecJ/ Q7PGxbydqPwT6zz8H2JgCBbABj0kj1hF1K+BhWt//yVU3+F/d12w2MUzWOXcmvX8hV +NGNR5TyvkdNVlrMd7MwQ3UnCBabQVE59LGiU9ZKqQIVhJBhCwHSiaWj/mZljv67ql 2IHTke0/PjpWMEQuj27QmGWDCVLewR7gCSyNNCFVefQ/+IDlZY2+9nM9AHA6Qltb9S 0B2l24clNJiclobF+vbA1DhOvj3ShY0x+hsHnohigJUwD+6l4sxncHLqJOqQmZN6X/ MDitJ4oDTjIzQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id A72A2CD484E; Mon, 11 May 2026 19:16:38 +0000 (UTC) From: Nathan Lynch via B4 Relay Date: Mon, 11 May 2026 14:16:35 -0500 Subject: [PATCH v2 23/23] dmaengine: sdxi: Add DMA engine provider Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260511-sdxi-base-v2-23-889cfed17e3f@amd.com> References: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> In-Reply-To: <20260511-sdxi-base-v2-0-889cfed17e3f@amd.com> To: Vinod Koul , Frank Li Cc: Bjorn Helgaas , David Rientjes , John.Kariuki@amd.com, Kinsey Ho , Mario Limonciello , PradeepVineshReddy.Kodamati@amd.com, Shivank Garg , Stephen Bates , Wei Huang , Wei Xu , dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, Jonathan Cameron , Nathan Lynch X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778526995; l=18338; i=nathan.lynch@amd.com; s=20260410; h=from:subject:message-id; bh=yQGyy+ljoBzwKKaO78WvuuAB+JprXL66Tuu4n+LfZxk=; b=JHt7tMT97f44zO4GsM1vG0yoloFuG5QPCzObmc+mexQhsiXRXdyLTOCbDGiV6yDaQYiL2WkuP DgbIZXh3xyCAhZcTtJGK0djXszxApmHSOkVIumnsC6fKvzCdOdYLjAq X-Developer-Key: i=nathan.lynch@amd.com; a=ed25519; pk=PK4ozhq+/z9/2Jl5rgDmvHa9raVomv79qM8p1RAFpEw= X-Endpoint-Received: by B4 Relay for nathan.lynch@amd.com/20260410 with auth_id=728 X-Original-From: Nathan Lynch Reply-To: nathan.lynch@amd.com From: Nathan Lynch Register a DMA engine provider that implements memcpy. The number of channels per SDXI function can be controlled via a module parameter (dma_channels). The provider uses the virt-dma library. This survives dmatest runs with both polled and interrupt-signaled completion modes, with the following debug options and sanitizers enabled: CONFIG_DEBUG_KMEMLEAK=3Dy CONFIG_KASAN=3Dy CONFIG_PROVE_LOCKING=3Dy CONFIG_SLUB_DEBUG_ON=3Dy CONFIG_UBSAN=3Dy Example test: $ qemu-system-x86_64 -m 4G -smp 4 -kernel ~/bzImage -nographic \ -append 'console=3DttyS0 debug sdxi.dma_channels=3D2 dmatest.polled=3D0= \ dmatest.iterations=3D10000 dmatest.run=3D1 dmatest.threads_per_chan=3D= 2 \ sdxi.dyndbg=3D+p' -device vfio-pci,host=3D0000:01:02.1 \ -initrd ~/rootfs.cpio -M q35 -accel kvm [...] # dmesg | grep -i -e sdxi -e dmatest dmatest: No channels configured, continue with any sdxi 0000:00:03.0: allocated 64 vectors sdxi 0000:00:03.0: sdxi_dev_stop: function state: stopped sdxi 0000:00:03.0: SDXI 1.0 device found sdxi 0000:00:03.0: sdxi_dev_start: function state: active sdxi 0000:00:03.0: activated dmatest: Added 2 threads using dma0chan0 dmatest: Added 2 threads using dma0chan1 dmatest: Started 2 threads using dma0chan0 dmatest: Started 2 threads using dma0chan1 dmatest: dma0chan1-copy1: summary 10000 tests, 0 failures dmatest: dma0chan1-copy0: summary 10000 tests, 0 failures dmatest: dma0chan0-copy1: summary 10000 tests, 0 failures dmatest: dma0chan0-copy0: summary 10000 tests, 0 failures Co-developed-by: Wei Huang Signed-off-by: Wei Huang Signed-off-by: Nathan Lynch --- drivers/dma/sdxi/Kconfig | 1 + drivers/dma/sdxi/Makefile | 1 + drivers/dma/sdxi/device.c | 2 + drivers/dma/sdxi/dma.c | 499 ++++++++++++++++++++++++++++++++++++++++++= ++++ drivers/dma/sdxi/dma.h | 11 + 5 files changed, 514 insertions(+) diff --git a/drivers/dma/sdxi/Kconfig b/drivers/dma/sdxi/Kconfig index 39343eb85614..41158e77b991 100644 --- a/drivers/dma/sdxi/Kconfig +++ b/drivers/dma/sdxi/Kconfig @@ -1,6 +1,7 @@ config SDXI tristate "SDXI support" select DMA_ENGINE + select DMA_VIRTUAL_CHANNELS help Enable support for Smart Data Accelerator Interface (SDXI) Platform Data Mover devices. SDXI is a vendor-neutral diff --git a/drivers/dma/sdxi/Makefile b/drivers/dma/sdxi/Makefile index 419c71c2ef6a..80b1871fe7b5 100644 --- a/drivers/dma/sdxi/Makefile +++ b/drivers/dma/sdxi/Makefile @@ -6,6 +6,7 @@ sdxi-objs +=3D \ context.o \ descriptor.o \ device.o \ + dma.o \ ring.o =20 sdxi-$(CONFIG_PCI_MSI) +=3D pci.o diff --git a/drivers/dma/sdxi/device.c b/drivers/dma/sdxi/device.c index 79bd77639479..1c5c6741eadb 100644 --- a/drivers/dma/sdxi/device.c +++ b/drivers/dma/sdxi/device.c @@ -21,6 +21,7 @@ #include =20 #include "context.h" +#include "dma.h" #include "hw.h" #include "mmio.h" #include "sdxi.h" @@ -314,6 +315,7 @@ static int sdxi_device_init(struct sdxi_dev *sdxi) if (err) return err; =20 + sdxi_dma_register(sdxi); return 0; } =20 diff --git a/drivers/dma/sdxi/dma.c b/drivers/dma/sdxi/dma.c new file mode 100644 index 000000000000..6c0ab04c1939 --- /dev/null +++ b/drivers/dma/sdxi/dma.c @@ -0,0 +1,499 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SDXI dmaengine provider + * + * Copyright Advanced Micro Devices, Inc. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "../dmaengine.h" +#include "../virt-dma.h" +#include "completion.h" +#include "context.h" +#include "descriptor.h" +#include "dma.h" +#include "ring.h" +#include "sdxi.h" + +static unsigned short dma_channels =3D 1; +module_param(dma_channels, ushort, 0644); +MODULE_PARM_DESC(dma_channels, "DMA channels per function (default: 1)"); + +/* + * An SDXI context is allocated for each channel configured. + * + * Each context has a descriptor ring with a minimum of 1K entries. + * SDXI supports a variety of primitive operations, e.g. copy, + * interrupt, nop. Each Linux virtual DMA descriptor may be composed + * of a grouping of SDXI descriptors in the ring. E.g. two SDXI + * descriptors (copy, then interrupt) to implement a + * dma_async_tx_descriptor for memcpy with DMA_PREP_INTERRUPT flag. + * + * dma_device->device_prep_dma_* functions reserve space in the + * descriptor ring and serialize SDXI descriptors implementing the + * operation to the reserved slots, leaving their valid (vl) bits + * clear. A single virtual descriptor is added to the allocated list. + * + * dma_async_tx_descriptor->tx_submit() invokes vchan_tx_submit(), + * which merely assigns a cookie and moves the txd to the submitted + * list without entering the SDXI provider code. + * + * dma_device->device_issue_pending() (sdxi_dma_issue_pending()) sets vl + * on each SDXI descriptor reachable from the submitted list, then + * rings the context doorbell. The submitted txds are moved to the + * issued list via vchan_issue_pending(). + */ + +struct sdxi_dma_chan { + struct virt_dma_chan vchan; + struct sdxi_cxt *cxt; + unsigned int vector; + unsigned int irq; + struct sdxi_akey_ent *akey; +}; + +struct sdxi_dma_dev { + struct dma_device dma_dev; + size_t nr_channels; + struct sdxi_dma_chan sdchan[] __counted_by(nr_channels); +}; + +/* + * A virtual descriptor can correspond to a group of SDXI hardware descrip= tors. + */ +struct sdxi_dma_desc { + struct virt_dma_desc vdesc; + struct sdxi_ring_resv resv; + struct sdxi_completion *completion; +}; + +static struct sdxi_dma_chan *to_sdxi_dma_chan(const struct dma_chan *dma_c= han) +{ + const struct virt_dma_chan *vchan; + + vchan =3D container_of_const(dma_chan, struct virt_dma_chan, chan); + return container_of(vchan, struct sdxi_dma_chan, vchan); +} + +static struct sdxi_dma_desc * +to_sdxi_dma_desc(const struct virt_dma_desc *vdesc) +{ + return container_of(vdesc, struct sdxi_dma_desc, vdesc); +} + +static void sdxi_tx_desc_free(struct virt_dma_desc *vdesc) +{ + struct sdxi_dma_desc *sddesc =3D to_sdxi_dma_desc(vdesc); + + sdxi_completion_free(sddesc->completion); + kfree(to_sdxi_dma_desc(vdesc)); +} + +static struct sdxi_dma_desc * +prep_memcpy_intr(struct dma_chan *dma_chan, const struct sdxi_copy *params) +{ + struct sdxi_cxt *cxt =3D to_sdxi_dma_chan(dma_chan)->cxt; + struct sdxi_akey_ent *akey =3D to_sdxi_dma_chan(dma_chan)->akey; + struct sdxi_desc *copy, *intr; + + struct sdxi_completion *comp __free(sdxi_completion) =3D sdxi_completion_= alloc(cxt->sdxi); + if (!comp) + return NULL; + + struct sdxi_dma_desc *sddesc __free(kfree) =3D kzalloc(sizeof(*sddesc), G= FP_NOWAIT); + if (!sddesc) + return NULL; + + if (sdxi_ring_try_reserve(cxt->ring_state, 2, &sddesc->resv)) + return NULL; + + copy =3D sdxi_ring_resv_next(&sddesc->resv); + (void)sdxi_encode_copy(copy, params); /* Caller checked validity. */ + sdxi_desc_set_fence(copy); /* Conservatively fence every descriptor. */ + sdxi_completion_attach(copy, comp); + + sddesc->completion =3D no_free_ptr(comp); + + intr =3D sdxi_ring_resv_next(&sddesc->resv); + sdxi_encode_intr(intr, &(const struct sdxi_intr) { + .akey =3D sdxi_akey_index(cxt, akey), + }); + /* Raise the interrupt only after the copy has completed. */ + sdxi_desc_set_fence(intr); + return_ptr(sddesc); +} + +static struct sdxi_dma_desc * +prep_memcpy_polled(struct dma_chan *dma_chan, const struct sdxi_copy *para= ms) +{ + struct sdxi_cxt *cxt =3D to_sdxi_dma_chan(dma_chan)->cxt; + struct sdxi_desc *copy; + + struct sdxi_completion *comp __free(sdxi_completion) =3D sdxi_completion_= alloc(cxt->sdxi); + if (!comp) + return NULL; + + struct sdxi_dma_desc *sddesc __free(kfree) =3D kzalloc(sizeof(*sddesc), G= FP_NOWAIT); + if (!sddesc) + return NULL; + + if (sdxi_ring_try_reserve(cxt->ring_state, 1, &sddesc->resv)) + return NULL; + + copy =3D sdxi_ring_resv_next(&sddesc->resv); + (void)sdxi_encode_copy(copy, params); /* Caller checked validity. */ + sdxi_completion_attach(copy, comp); + + sddesc->completion =3D no_free_ptr(comp); + return_ptr(sddesc); +} + +static struct dma_async_tx_descriptor * +sdxi_dma_prep_memcpy(struct dma_chan *dma_chan, dma_addr_t dst, + dma_addr_t src, size_t len, unsigned long flags) +{ + struct sdxi_akey_ent *akey =3D to_sdxi_dma_chan(dma_chan)->akey; + struct sdxi_cxt *cxt =3D to_sdxi_dma_chan(dma_chan)->cxt; + u16 akey_index =3D sdxi_akey_index(cxt, akey); + struct sdxi_dma_desc *sddesc; + struct sdxi_copy copy =3D { + .src =3D src, + .dst =3D dst, + .src_akey =3D akey_index, + .dst_akey =3D akey_index, + .len =3D len, + }; + + /* + * Perform a trial encode to a dummy descriptor on the stack + * so we can reject bad inputs without touching the ring + * state. + */ + if (sdxi_encode_copy(&(struct sdxi_desc){}, ©)) + return NULL; + + sddesc =3D (flags & DMA_PREP_INTERRUPT) ? + prep_memcpy_intr(dma_chan, ©) : + prep_memcpy_polled(dma_chan, ©); + + if (!sddesc) + return NULL; + + return vchan_tx_prep(to_virt_chan(dma_chan), &sddesc->vdesc, flags); +} + +static enum dma_status sdxi_tx_status(struct dma_chan *chan, + dma_cookie_t cookie, + struct dma_tx_state *state) +{ + struct sdxi_dma_chan *sdchan =3D to_sdxi_dma_chan(chan); + struct sdxi_dma_desc *sddesc; + enum dma_status status; + struct virt_dma_desc *vdesc; + + status =3D dma_cookie_status(chan, cookie, state); + if (status =3D=3D DMA_COMPLETE) + return status; + + guard(spinlock_irqsave)(&sdchan->vchan.lock); + + vdesc =3D vchan_find_desc(&sdchan->vchan, cookie); + if (!vdesc) + return status; + + sddesc =3D to_sdxi_dma_desc(vdesc); + + if (WARN_ON_ONCE(!sddesc->completion)) + return DMA_ERROR; + + if (!sdxi_completion_signaled(sddesc->completion)) + return DMA_IN_PROGRESS; + + if (sdxi_completion_errored(sddesc->completion)) + return DMA_ERROR; + + list_del(&vdesc->node); + vchan_cookie_complete(vdesc); + + return dma_cookie_status(chan, cookie, state); +} + +static void sdxi_dma_issue_pending(struct dma_chan *dma_chan) +{ + struct virt_dma_chan *vchan =3D to_virt_chan(dma_chan); + struct virt_dma_desc *vdesc; + u64 dbval =3D 0; + + scoped_guard(spinlock_irqsave, &vchan->lock) { + /* + * This can happen with racing submitters. + */ + if (list_empty(&vchan->desc_submitted)) + return; + + list_for_each_entry(vdesc, &vchan->desc_submitted, node) { + struct sdxi_dma_desc *sddesc =3D to_sdxi_dma_desc(vdesc); + struct sdxi_desc *hwdesc; + + sdxi_ring_resv_foreach(&sddesc->resv, hwdesc) + sdxi_desc_make_valid(hwdesc); + /* + * The reservations ought to be ordered + * ascending, but use umax() just in case. + */ + dbval =3D umax(sdxi_ring_resv_dbval(&sddesc->resv), dbval); + } + + vchan_issue_pending(vchan); + } + + /* + * The implementation is required to handle out-of-order + * doorbell updates; we can do this after dropping the + * lock. + */ + sdxi_cxt_push_doorbell(to_sdxi_dma_chan(dma_chan)->cxt, dbval); +} + +static int sdxi_dma_terminate_all(struct dma_chan *dma_chan) +{ + struct virt_dma_chan *vchan =3D to_virt_chan(dma_chan); + u64 dbval =3D 0; + + /* + * Allocated and submitted txds are in the ring but not valid + * yet. Overwrite them with nops and then set their valid + * bits. + * + * The implementation may start consuming these as soon as the + * valid bits flip. sdxi_dma_synchronize() will ensure they're + * all done. + */ + scoped_guard(spinlock_irqsave, &vchan->lock) { + struct virt_dma_desc *vdesc; + LIST_HEAD(head); + + list_splice_tail_init(&vchan->desc_allocated, &head); + list_splice_tail_init(&vchan->desc_submitted, &head); + + if (list_empty(&head)) + return 0; + + list_for_each_entry(vdesc, &head, node) { + struct sdxi_dma_desc *sddesc =3D to_sdxi_dma_desc(vdesc); + struct sdxi_desc *hwdesc; + + sdxi_ring_resv_foreach(&sddesc->resv, hwdesc) { + sdxi_serialize_nop(hwdesc); + sdxi_desc_make_valid(hwdesc); + } + + dbval =3D umax(sdxi_ring_resv_dbval(&sddesc->resv), dbval); + } + + list_splice_tail(&head, &vchan->desc_terminated); + } + + sdxi_cxt_push_doorbell(to_sdxi_dma_chan(dma_chan)->cxt, dbval); + + return 0; +} + +static void sdxi_dma_synchronize(struct dma_chan *dma_chan) +{ + struct sdxi_cxt *cxt =3D to_sdxi_dma_chan(dma_chan)->cxt; + struct sdxi_ring_resv resv; + struct sdxi_desc *nop; + int err; + + /* Submit a single nop with fence and wait for it to complete. */ + + if (sdxi_ring_reserve(cxt->ring_state, 1, &resv)) + return; + + struct sdxi_completion *comp __free(sdxi_completion) =3D sdxi_completion_= alloc(cxt->sdxi); + if (!comp) + return; + + nop =3D sdxi_ring_resv_next(&resv); + sdxi_serialize_nop(nop); + sdxi_completion_attach(nop, comp); + sdxi_desc_set_fence(nop); + sdxi_desc_make_valid(nop); + sdxi_cxt_push_doorbell(cxt, sdxi_ring_resv_dbval(&resv)); + + err =3D sdxi_completion_poll(comp); + WARN_ONCE(err, "got %d polling cst_blk", err); + + vchan_synchronize(to_virt_chan(dma_chan)); +} + +static irqreturn_t sdxi_dma_cxt_irq(int irq, void *data) +{ + struct sdxi_dma_chan *sdchan =3D data; + struct virt_dma_chan *vchan =3D &sdchan->vchan; + struct virt_dma_desc *vdesc; + bool completed =3D false; + + guard(spinlock_irqsave)(&vchan->lock); + + while ((vdesc =3D vchan_next_desc(vchan))) { + struct sdxi_dma_desc *sddesc =3D to_sdxi_dma_desc(vdesc); + + if (!sdxi_completion_signaled(sddesc->completion)) + break; + + list_del(&vdesc->node); + vchan_cookie_complete(&sddesc->vdesc); + completed =3D true; + } + + if (completed) + sdxi_ring_wake_up(sdchan->cxt->ring_state); + + return IRQ_HANDLED; +} + +static int sdxi_dma_alloc_chan_resources(struct dma_chan *dma_chan) +{ + struct sdxi_dev *sdxi =3D dev_get_drvdata(dma_chan->device->dev); + struct sdxi_dma_chan *sdchan =3D to_sdxi_dma_chan(dma_chan); + int vector, irq, err; + + sdchan->cxt =3D sdxi_cxt_new(sdxi); + if (!sdchan->cxt) + return -ENOMEM; + /* + * This irq and akey setup should perhaps all be pushed into + * the context allocation. + */ + err =3D vector =3D sdxi_alloc_vector(sdxi); + if (vector < 0) + goto exit_cxt; + + sdchan->vector =3D vector; + + err =3D irq =3D sdxi_vector_to_irq(sdxi, vector); + if (irq < 0) + goto free_vector; + + sdchan->irq =3D irq; + + /* + * Note this akey entry is used for both the completion + * interrupt and source and destination access for copies. + */ + sdchan->akey =3D sdxi_alloc_akey(sdchan->cxt); + if (!sdchan->akey) + goto free_vector; + + *sdchan->akey =3D (typeof(*sdchan->akey)) { + .intr_num =3D cpu_to_le16(FIELD_PREP(SDXI_AKEY_ENT_VL, 1) | + FIELD_PREP(SDXI_AKEY_ENT_IV, 1) | + FIELD_PREP(SDXI_AKEY_ENT_INTR_NUM, + vector)), + }; + + err =3D request_irq(sdchan->irq, sdxi_dma_cxt_irq, + IRQF_TRIGGER_NONE, "SDXI DMAengine", sdchan); + if (err) + goto free_akey; + + err =3D sdxi_start_cxt(sdchan->cxt); + if (err) + goto free_irq; + + return 0; +free_irq: + free_irq(sdchan->irq, sdchan); +free_akey: + sdxi_free_akey(sdchan->cxt, sdchan->akey); +free_vector: + sdxi_free_vector(sdxi, vector); +exit_cxt: + sdxi_cxt_exit(sdchan->cxt); + return err; +} + +static void sdxi_dma_free_chan_resources(struct dma_chan *dma_chan) +{ + struct sdxi_dma_chan *sdchan =3D to_sdxi_dma_chan(dma_chan); + + sdxi_stop_cxt(sdchan->cxt); + free_irq(sdchan->irq, sdchan); + sdxi_free_vector(sdchan->cxt->sdxi, sdchan->vector); + sdxi_free_akey(sdchan->cxt, sdchan->akey); + vchan_free_chan_resources(to_virt_chan(dma_chan)); + sdxi_cxt_exit(sdchan->cxt); +} + +int sdxi_dma_register(struct sdxi_dev *sdxi) +{ + struct device *dev =3D sdxi->dev; + struct sdxi_dma_dev *sddev; + struct dma_device *dma_dev; + int err; + + if (!dma_channels) + return 0; + /* + * Note that this code assumes the device supports the + * interrupt operation group (IntrGrp), which is optional. See + * SDXI 1.0 Table 6-1 SDXI Operation Groups. + * + * TODO: check sdxi->op_grp_cap for IntrGrp support and error + * out if it's missing. + */ + + sddev =3D devm_kzalloc(dev, struct_size(sddev, sdchan, dma_channels), + GFP_KERNEL); + if (!sddev) + return -ENOMEM; + + sddev->nr_channels =3D dma_channels; + + dma_dev =3D &sddev->dma_dev; + *dma_dev =3D (typeof(*dma_dev)) { + .dev =3D dev, + .src_addr_widths =3D DMA_SLAVE_BUSWIDTH_64_BYTES, + .dst_addr_widths =3D DMA_SLAVE_BUSWIDTH_64_BYTES, + .directions =3D BIT(DMA_MEM_TO_MEM), + .residue_granularity =3D DMA_RESIDUE_GRANULARITY_DESCRIPTOR, + + .device_alloc_chan_resources =3D sdxi_dma_alloc_chan_resources, + .device_free_chan_resources =3D sdxi_dma_free_chan_resources, + + .device_prep_dma_memcpy =3D sdxi_dma_prep_memcpy, + + .device_terminate_all =3D sdxi_dma_terminate_all, + .device_synchronize =3D sdxi_dma_synchronize, + .device_tx_status =3D sdxi_tx_status, + .device_issue_pending =3D sdxi_dma_issue_pending, + }; + + dma_cap_set(DMA_MEMCPY, dma_dev->cap_mask); + INIT_LIST_HEAD(&dma_dev->channels); + + for (size_t i =3D 0; i < sddev->nr_channels; ++i) { + struct sdxi_dma_chan *sdchan =3D &sddev->sdchan[i]; + + sdchan->vchan.desc_free =3D sdxi_tx_desc_free; + vchan_init(&sdchan->vchan, &sddev->dma_dev); + } + + err =3D dmaenginem_async_device_register(dma_dev); + if (err) + return dev_warn_probe(dev, err, "failed to register dma device\n"); + + return 0; +} diff --git a/drivers/dma/sdxi/dma.h b/drivers/dma/sdxi/dma.h new file mode 100644 index 000000000000..d38870ea7d91 --- /dev/null +++ b/drivers/dma/sdxi/dma.h @@ -0,0 +1,11 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* Copyright Advanced Micro Devices, Inc. */ + +#ifndef DMA_SDXI_DMA_H +#define DMA_SDXI_DMA_H + +struct sdxi_dev; + +int sdxi_dma_register(struct sdxi_dev *sdxi); + +#endif /* DMA_SDXI_DMA_H */ --=20 2.54.0