From nobody Sat Jun 13 04:50:04 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9BF8E255F2D; Sun, 10 May 2026 18:06:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778436399; cv=none; b=Wzk31Q+35AVOf2ip/G0fia9MTMqz7o6Ro9QYzPjB5Y7I86U7ooveNUHP/6dekkA/WqvhMsxjXXBV8Ny0aGzyCSz9ug2Q9zuRoc1g6u6m5LPuHuHUlA4JuV2/4XcKv3HwGzZo3LlDuPEYXbCTSj/zhC0/+pt5e8XpHE5OSb6qToE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778436399; c=relaxed/simple; bh=GxWvs9IlOoF/ZDN89rm4mDgQR+vWhSnqrzSjz2qJjhU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=K3gfIrAnyQRvVVCUh9pw7Ze6ah88pyDsDTDBO83nZy5Bt48ALTOBVKYTqEUlJB8K3J67e7LHuFUlHuCghjPOuxCK5xaE0GIl0/MmIyDfGxJwqxXsQU8iLKFNf+9S1OgwTfYPb72RMvD29OTAmi05EM0SHx04t8/2ZaNg9hKecYM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=YNwfzldh; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="YNwfzldh" Received: by smtp.kernel.org (Postfix) with ESMTPS id 505E7C2BCF7; Sun, 10 May 2026 18:06:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778436399; bh=GxWvs9IlOoF/ZDN89rm4mDgQR+vWhSnqrzSjz2qJjhU=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=YNwfzldh4SCbUX/7HiaKv/QNm0IRWPeKqb/aa7Xo7SLTjdHaQziFr7BUp7Dh+cBwA UDXZG6d2Jw5RxMGxTdYfV8Dv5dW4e02YuSsqVK7XZdql7MB8x9R+NuSqq92W2nE48H AMnakkUQIKPuem14uQaxSBhAyEhLDTQ3VTSABhF1x7dlYi8feZ88wmnGDNBMeotBNk N2qjDB6hsj55GU84sJ8Tegj9aKlkZCF+1En6U4CAo7Ur8AtL3Pw953/tB6B0Do+9Z4 0YOe1DsoaEfeblnnQKJwEpkXKEDY9FLDKzyOia/LmNgKQ6yDQT31pjcGxmMwBwfkaz wbVDjbTho7KRg== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 40E64CD37B2; Sun, 10 May 2026 18:06:39 +0000 (UTC) From: Vyacheslav Yurkov via B4 Relay Date: Sun, 10 May 2026 18:06:22 +0000 Subject: [PATCH v2 1/2] clk: Add gpio-locked clock driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260510-feature-clock-guard-v2-1-6c25458d5340@bruker.com> References: <20260510-feature-clock-guard-v2-0-6c25458d5340@bruker.com> In-Reply-To: <20260510-feature-clock-guard-v2-0-6c25458d5340@bruker.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Vyacheslav Yurkov , Vyacheslav Yurkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778436398; l=9042; i=V.Yurkov.EXT@bruker.com; s=20260318; h=from:subject:message-id; bh=4C7/G2slFiF6F6Z5DVeO2NVmK6a4RZ7pHLuONCV7JWw=; b=6Uy9WknK0a/tvQPLE4AtO8tcKjbT/VyULVGdTX2fMkUc2zEYSiu5qUkJBvfR+XKbSYpd4MhUN mEIJww08ewtAfeM+2IxodQ38b5U7k/cVKznuPcSgzfL5e18g4bBeLFJ X-Developer-Key: i=V.Yurkov.EXT@bruker.com; a=ed25519; pk=snJmgYVOKlp7aQtK9tWnEI7QTYxpPpJJvxdVsnxA7Fk= X-Endpoint-Received: by B4 Relay for V.Yurkov.EXT@bruker.com/20260318 with auth_id=686 X-Original-From: Vyacheslav Yurkov Reply-To: V.Yurkov.EXT@bruker.com From: Vyacheslav Yurkov A gpio-locked clock aggregates one or more input clocks and/or one or more GPIOs. It's similar to a gated-fixed-clock, but GPIO direction is inverted. Consumers can use the output clock to wait until all input clocks are locked and only then initialize dependent peripherals. Signed-off-by: Vyacheslav Yurkov Signed-off-by: Vyacheslav Yurkov --- drivers/clk/Makefile | 1 + drivers/clk/clk-gpio-locked.c | 306 ++++++++++++++++++++++++++++++++++++++= ++++ 2 files changed, 307 insertions(+) diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile index a3e2862ebd7e..464ca1c1d8a8 100644 --- a/drivers/clk/Makefile +++ b/drivers/clk/Makefile @@ -35,6 +35,7 @@ obj-$(CONFIG_CLK_FD_KUNIT_TEST) +=3D clk-fractional-divid= er_test.o obj-$(CONFIG_COMMON_CLK) +=3D clk-gpio.o ifeq ($(CONFIG_OF), y) obj-$(CONFIG_COMMON_CLK) +=3D clk-conf.o +obj-$(CONFIG_COMMON_CLK) +=3D clk-gpio-locked.o endif =20 # KUnit specific helpers diff --git a/drivers/clk/clk-gpio-locked.c b/drivers/clk/clk-gpio-locked.c new file mode 100644 index 000000000000..79098f9b6532 --- /dev/null +++ b/drivers/clk/clk-gpio-locked.c @@ -0,0 +1,306 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Clock Controller Guard Driver + * + * Copyright 2026 Bruker Corporation + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define MAX_INPUT_GPIO_COUNT 32 + +/** + * struct gpio_locked_clk_priv - private state for the whole driver + * @dev: platform device + * + * @clks: array of input clock descriptors + * @num_clks: number of entries in @inputs + * + * @gpios: array of GPIO descriptors + * @gpio_names: GPIO names + * @num_gpios: number of input GPIOs + * + * @output_hw_clk: output clock HW descriptor + * @output_clock_name: output clock name + */ +struct gpio_locked_clk_priv { + struct device *dev; + + struct clk_bulk_data *clks; + int num_clks; + + struct gpio_descs *gpios; + const char **gpio_names; + int num_gpios; + + struct clk_hw output_hw_clk; + const char *output_clock_name; +}; + +#define to_gpio_locked_clk_priv(_hw) \ + container_of(_hw, struct gpio_locked_clk_priv, output_hw_clk) + +static int is_gpio_ready(struct gpio_locked_clk_priv *priv) +{ + unsigned long values[BITS_TO_LONGS(MAX_INPUT_GPIO_COUNT)] =3D {0}; + int ret =3D 0; + + if (priv->num_gpios =3D=3D 0) + return 0; + + ret =3D gpiod_get_array_value(priv->gpios->ndescs, + priv->gpios->desc, + priv->gpios->info, + values); + + if (ret) { + dev_err(priv->dev, "Failed to read GPIOs"); + return -EIO; + } + + for (int i =3D 0; i < priv->gpios->ndescs; i++) { + if (!test_bit(i, values)) { + dev_warn(priv->dev, "GPIO %s is not ready", priv->gpio_names[i]); + return -EBUSY; + } + } + + return 0; +} + +static int gpio_locked_clk_is_enabled(struct clk_hw *hw) +{ + struct gpio_locked_clk_priv *priv =3D to_gpio_locked_clk_priv(hw); + int ret =3D 0; + + if (priv->num_gpios > 0) { + ret =3D is_gpio_ready(priv); + if (ret < 0) + return ret; + } + + // Now check for the clocks + for (int i =3D 0; i < priv->num_clks; i++) { + struct clk_hw *hw_clk =3D __clk_get_hw(priv->clks[i].clk); + + if (!clk_hw_is_enabled(hw_clk)) { + dev_dbg(priv->dev, "Clock %i (%s) is not ready", + i, priv->clks[i].id); + return -EBUSY; + } + } + + return 0; +} + +/* We can't enable the clock, but the Common Clock Framework calls only + * enable() not is_enabled() + */ +static int gpio_locked_clk_enable(struct clk_hw *hw) +{ + return gpio_locked_clk_is_enabled(hw); +} + +/* We have to implement it, but we are not going to control + * parent clock selection + */ +static u8 gpio_locked_clk_get_parent(struct clk_hw *hw) +{ + return 0; +} + +static const struct clk_ops gpio_locked_clk_ops =3D { + .enable =3D gpio_locked_clk_enable, + .is_enabled =3D gpio_locked_clk_is_enabled, + .get_parent =3D gpio_locked_clk_get_parent, +}; + +static int gpio_locked_clk_parse_inputs(struct gpio_locked_clk_priv *priv) +{ + struct device *dev =3D priv->dev; + int ret; + + ret =3D devm_clk_bulk_get_all(dev, &priv->clks); + if (ret < 0) { + dev_err(dev, "failed to get input clocks: %d\n", ret); + return ret ? ret : -ENOENT; + } + + priv->num_clks =3D ret; + + if (priv->num_clks =3D=3D 0) + dev_info(dev, "No input clocks provided\n"); + + for (int i =3D 0; i < priv->num_clks; i++) + dev_dbg(dev, "input clk[%d]: name=3D'%s' rate=3D%lu Hz\n", + i, priv->clks[i].id, + clk_get_rate(priv->clks[i].clk)); + + return 0; +} + +static int gpio_locked_clk_parse_gpios(struct gpio_locked_clk_priv *priv) +{ + struct device *dev =3D priv->dev; + struct device_node *np =3D dev->of_node; + int i; + + priv->gpios =3D devm_gpiod_get_array_optional(dev, "locked", GPIOD_ASIS); + if (IS_ERR(priv->gpios)) { + dev_err(dev, "failed to get GPIO array: %ld\n", + PTR_ERR(priv->gpios)); + return PTR_ERR(priv->gpios); + } + + if (!priv->gpios) { + dev_info(dev, "No GPIOs provided, continue\n"); + priv->num_gpios =3D 0; + return 0; + } + + priv->num_gpios =3D priv->gpios->ndescs; + if (priv->num_gpios > MAX_INPUT_GPIO_COUNT) { + dev_err(priv->dev, "Maximum number of input GPIOs is 32\n"); + return -EINVAL; + } + + /* gpio_descs carries no names, so read "gpio-names" separately */ + priv->gpio_names =3D devm_kcalloc(dev, priv->num_gpios, sizeof(*priv->gpi= o_names), + GFP_KERNEL); + if (!priv->gpio_names) + return -ENOMEM; + + for (i =3D 0; i < priv->num_gpios; i++) { + of_property_read_string_index(np, "gpio-names", i, + &priv->gpio_names[i]); + + dev_dbg(dev, "gpio[%d]: name=3D'%s'\n", + i, priv->gpio_names[i] ? priv->gpio_names[i] : "(unnamed)"); + } + + return 0; +} + +static int gpio_locked_clk_parse_outputs(struct gpio_locked_clk_priv *priv) +{ + struct device *dev =3D priv->dev; + struct device_node *np =3D dev->of_node; + struct clk_init_data init =3D {}; + int ret; + + of_property_read_string_index(np, "clock-output-names", 0, + &priv->output_clock_name); + + if (!priv->output_clock_name) + priv->output_clock_name =3D dev_name(priv->dev); + + init.name =3D priv->output_clock_name; + init.ops =3D &gpio_locked_clk_ops; + init.flags =3D 0; + init.num_parents =3D priv->num_clks; + + if (priv->num_clks) { + const char **parent_names; + int j; + + parent_names =3D devm_kcalloc(dev, priv->num_clks, + sizeof(*parent_names), + GFP_KERNEL); + if (!parent_names) + return -ENOMEM; + + for (j =3D 0; j < priv->num_clks; j++) + parent_names[j] =3D priv->clks[j].id; + + init.parent_names =3D parent_names; + } + + priv->output_hw_clk.init =3D &init; + + ret =3D devm_clk_hw_register(dev, &priv->output_hw_clk); + if (ret) { + dev_err(dev, "failed to register output clk'%s': %d\n", + priv->output_clock_name, ret); + return ret; + } + + dev_info(priv->dev, "Output clock '%s' registered\n", priv->output_clock_= name); + + return 0; +} + +static int gpio_locked_clk_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct gpio_locked_clk_priv *priv; + int ret; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev =3D dev; + platform_set_drvdata(pdev, priv); + + ret =3D gpio_locked_clk_parse_inputs(priv); + if (ret) + return ret; + + ret =3D gpio_locked_clk_parse_gpios(priv); + if (ret) + return ret; + + if (priv->num_clks =3D=3D 0 && priv->num_gpios =3D=3D 0) { + dev_err(priv->dev, "At least 1 input clock or input GPIO is required\n"); + return -EINVAL; + } + + ret =3D gpio_locked_clk_parse_outputs(priv); + if (ret) + return ret; + + ret =3D devm_of_clk_add_hw_provider(priv->dev, of_clk_hw_simple_get, + &priv->output_hw_clk); + if (ret) { + dev_err(priv->dev, "failed to register clock provider '%s': %d\n", + priv->output_clock_name, ret); + return ret; + } + + dev_info(dev, "registered %u input clocks, %u GPIOs\n", + priv->num_clks, priv->num_gpios); + + return 0; +} + +static void gpio_locked_clk_remove(struct platform_device *pdev) +{ + dev_dbg(&pdev->dev, "removed\n"); +} + +static const struct of_device_id gpio_locked_clk_of_match[] =3D { + { .compatible =3D "gpio-locked-fixed-clock" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, gpio_locked_clk_of_match); + +static struct platform_driver gpio_locked_clk_driver =3D { + .probe =3D gpio_locked_clk_probe, + .remove =3D gpio_locked_clk_remove, + .driver =3D { + .name =3D "gpio-locked-fixed-clock", + .of_match_table =3D gpio_locked_clk_of_match, + }, +}; +module_platform_driver(gpio_locked_clk_driver); + +MODULE_AUTHOR("Vyacheslav Yurkov "); +MODULE_DESCRIPTION("GPIO-locked clock driver"); +MODULE_LICENSE("Dual BSD/GPL"); --=20 2.34.1 From nobody Sat Jun 13 04:50:04 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9BED381732; Sun, 10 May 2026 18:06:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778436399; cv=none; b=f0I85W1N8wSJoqsSDZp2VgiHMntcAUyPSZWgHf+mc/y67CaS8rEKXI2GXmz0O/ZdoA7F0pRMzMT4Wz0Cm/HHFeeH2EA907U29nUx2jDfRqdsbP1DpR/s6QK0eyPtxbvN98bYu/P2s+khAJh2W45T7CLvxsTT7KmTnjLm2T3WRSs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778436399; c=relaxed/simple; bh=N6ydYtCY1a7q3aw52IUkR7TgsXwY0ndbRhKNIde3aAM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=A9X0AxkbR6LZbwF5+RmQOXxKXhxMrOMUvTkVc3oF305hOskMas/qS46/U6g2aPRJjd3GIuZZs8bzCyOGQhah08PAGkl2WWLmXLgL/YLBgOuS5qXJdSa34JKX/l5hwT+7ADglEDgHldwUTaWQqwrQ3VsZ2+Co3LVORcUTFwP9gC0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=kdC72m5b; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="kdC72m5b" Received: by smtp.kernel.org (Postfix) with ESMTPS id 630BAC2BCC7; Sun, 10 May 2026 18:06:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1778436399; bh=N6ydYtCY1a7q3aw52IUkR7TgsXwY0ndbRhKNIde3aAM=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=kdC72m5br1rdVY11YjzII41RCyWm/fP6ddTUGNkgW1+qsCohWce2RdCIDtMm9b08t L/L5pvApV/8jGILA5SMd58Bx1a0VCAWloOLwcgcORKsAKDKusOcz3+x3CFyiKxbLg5 i5l3aOOCcoWDCax/jhtBIqdpvsgOT8lMEFRjK4UTIZAo9fXPa3DgrrZPpcAEdMnL13 310+pC5iFcqrvs4/PsiNQJIUPZfgT2CZIlIqtr0UprLK+LQ5NhNRdWv6JlzIEVe1IS 7gTjvtDEke48RbZZaM0HBcvh8ChuMB8NiwfI75G9zthKCQvGYiaOlJ2h5ZQiFXzEbX SfVAaGg8chFmA== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 51063CD37B9; Sun, 10 May 2026 18:06:39 +0000 (UTC) From: Vyacheslav Yurkov via B4 Relay Date: Sun, 10 May 2026 18:06:23 +0000 Subject: [PATCH v2 2/2] dt-bindings: Add GPIO locked fixed clock Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260510-feature-clock-guard-v2-2-6c25458d5340@bruker.com> References: <20260510-feature-clock-guard-v2-0-6c25458d5340@bruker.com> In-Reply-To: <20260510-feature-clock-guard-v2-0-6c25458d5340@bruker.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Vyacheslav Yurkov , Vyacheslav Yurkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778436398; l=2531; i=V.Yurkov.EXT@bruker.com; s=20260318; h=from:subject:message-id; bh=FupGvIs6kugUEugv1WXQH65Y6JAfr5er0m/C8QC4esM=; b=ksqNRA/HW0QmBLYaPK3be16Y9VuSE3MSJtE+1BnLiBPhIkNjDiEExNWvXsyYomfKct+XNQkCB W/UUtGHf1XwChI3rwrBJDnZDwxlZPeuvdPQ05mpR1TR4BCM9S16P/Ay X-Developer-Key: i=V.Yurkov.EXT@bruker.com; a=ed25519; pk=snJmgYVOKlp7aQtK9tWnEI7QTYxpPpJJvxdVsnxA7Fk= X-Endpoint-Received: by B4 Relay for V.Yurkov.EXT@bruker.com/20260318 with auth_id=686 X-Original-From: Vyacheslav Yurkov Reply-To: V.Yurkov.EXT@bruker.com From: Vyacheslav Yurkov Describe device tree binding for a fixed clock, which state can only be determined by the external GPIO. It's similar to gated-fixed-clock, but the GPIO direction is inverted. Signed-off-by: Vyacheslav Yurkov Signed-off-by: Vyacheslav Yurkov --- .../bindings/clock/gpio-locked-fixed-clock.yaml | 77 ++++++++++++++++++= ++++ 1 file changed, 77 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/gpio-locked-fixed-cloc= k.yaml b/Documentation/devicetree/bindings/clock/gpio-locked-fixed-clock.ya= ml new file mode 100644 index 000000000000..e0256bbd441d --- /dev/null +++ b/Documentation/devicetree/bindings/clock/gpio-locked-fixed-clock.yaml @@ -0,0 +1,77 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/gpio-locked-fixed-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: GPIO Locked Fixed Clock + +maintainers: + - Vyacheslav Yurkov + +description: | + Clock controller that aggregates input clocks and/or GPIO + signals and exposes them as a single clock output. + +properties: + compatible: + const: gpio-locked-fixed-clock + + "#clock-cells": + const: 0 + + clocks: + description: Input clocks that externally locked. + + clock-names: + description: Input clock names. + + clock-output-names: + description: Names of the clock provided by this controller. + maxItems: 1 + + locked-gpios: + description: | + GPIOs to check the lock state. + minItems: 1 + maxItems: 32 + + gpio-names: + description: Names corresponding to each GPIO. + minItems: 1 + maxItems: 32 + +required: + - compatible + - "#clock-cells" +anyOf: + - required: + - clocks + - required: + - locked-gpios +dependentRequired: + gpio-names: + - locked-gpios + clock-names: + - clocks + +additionalProperties: false + +examples: + - | + #include + + clk_gpio_locked: gpio-locked-fixed-clock { + compatible =3D "gpio-locked-fixed-clock"; + #clock-cells =3D <0>; + + clocks =3D <&clk0 0>, <&pll 0>; + + locked-gpios =3D <&gpio0 4 GPIO_ACTIVE_HIGH>, + <&gpio0 5 GPIO_ACTIVE_HIGH>, + <&gpio1 2 GPIO_ACTIVE_LOW>; + + gpio-names =3D "gpio0", "gpio1", "gpio2"; + + clock-output-names =3D "clkout0"; + }; --=20 2.34.1