From nobody Sat Jun 13 07:49:54 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 80C9426B74A for ; Fri, 8 May 2026 21:33:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275988; cv=none; b=GkbIfH9l/1iMvkEsaWGlVd1ui/byiDvGdWySt+lMSE7bkJ7n30naL3ZUylmmS5B7fvaBLOmnR4fioC5eoktltMaAPNb9T6NbH4wXk9XPBuyFyAz4fhSfGnMdhutqdlvLMNoyenweCTFJl3rxRb6jQ5oErBboZqodmBUIfc7Q7ZU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275988; c=relaxed/simple; bh=X7uEJptvwsV3/AC2xW64pXmoB3N2kAk1Hh22xuC50Dw=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=s3cZwN526ZKRNhowgOXzJN8E4KnKcGSQXzOZ5AOI8BHcrwo5sUgKqtH6AgSjNaF1WjRAXHJLeHiyQIxAtfasI6FPcl16fh6ryDvlpgl2iNHbtHKNaYh/W9WVnNJXUBC33HNWfRP8NpcTtG+lQixMq2S5h0YcGnH4Tiy53PnOjrc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=TnXIFhwv; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ih63e48F; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="TnXIFhwv"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Ih63e48F" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648G2uYp724321 for ; Fri, 8 May 2026 21:33:05 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=P0+zhgaE3hW Bq02LPyDgy1/Pf5uTZKmDwz1w7Oq2yFM=; b=TnXIFhwvCFXHd3NzBoJOuqmulVI BsFegiBMN6lDhSECurXZLcl62T/xdKmB0p1j8my8jMFlCmEaq7KY2JTDXJK9Z7va TRufFBqVl0VNsRsBcutr5FS3yo2alYwzVItmMhwSMcXFM/2jgLqXDa9MdGg0YAIe jR4uY/UG3ZcfZ/C9Y/45OYG3NLIJKiqqt7ZrgcArvm0AkGtyQCNvinKM8L34ESMX TqsQ9WuohNxpSdtobFVLFEOkNqyjUVywE7K2uTExMfHylpD7ghjYgorgRvGQds36 td8SDEGsaFbm0BN3d/TX8qQFgT6GzPPq6oA53P76XY8mJruvGExjt5LOA+w== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1k0uh25e-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 21:33:05 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2f5943ca81aso4227822eec.0 for ; Fri, 08 May 2026 14:33:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778275985; x=1778880785; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=P0+zhgaE3hWBq02LPyDgy1/Pf5uTZKmDwz1w7Oq2yFM=; b=Ih63e48FFyaXwOpNZCQbnT+wYJ4D5A/wLcGN86ntSwUKTpiUm6TPv+gF8mvwiDyrZq qo0YRj75FXnsdPwXrb/3sg87ci8bh2Ar/OC0wibOtSsytBSUEFTtxl7MsFHi/UELJvOM Dd6/fyplMWTfM3U0gdXc5q7eZp8CxQuI8rYxfEjWSQ4Mf84RYQqAzAlNS2fEPP7s/Jfa V1zQPmCWbRMtZZNtUEuz4v+F1kKaGeJqA493WAwTWOzh5f9y8XT9SrLHAbJFD6QpvvbX N74KOwgXJ+DHIMIZvt4AsG5BjH0y5pbo6Ceo5F1QWwatwvaAi2dpK9gLwMr+rXyswStR r2ag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778275985; x=1778880785; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=P0+zhgaE3hWBq02LPyDgy1/Pf5uTZKmDwz1w7Oq2yFM=; b=WE7pE6bhcfMqbN/h/qK3B4vPjzt/JJ+9z1g4ZXo1e2J08NFDyjsd77iQgpuLXz2W57 iGumCLWteDddEx5T6jSrTfYdc4R+oaWFrTU6Agny4wbaod6F7iFKfcqWUbpYoaUZiPTF tP6DpkSLP0ou8qXOb6G9gu+W+maPibYkvekeS6PF4e9l7DzCdazplhFSYN1HaRSkYeXm ETKjtRmQ4GUT3UdTdiuzqueTQU4hZCAwyfnRfQ4J1aHkQaGE67V5N11dkE1W4DbdFmhZ uy0AuSBFC43xRLypAM9duOOaYLRvPOAvf0LyL7ZdUawpXAuoYQDM7HZLuQR0wBZgBBYA LlCg== X-Forwarded-Encrypted: i=1; AFNElJ9bZ74wImUUYpvFJZPfT3v38nKamrAtrZ56cltRFivN479FUZlg3j1nqA9NsfCoHuti4wB8WCsughO+thk=@vger.kernel.org X-Gm-Message-State: AOJu0YyGz8tjdZ9+UFYwEnBbdc4pypPXQE06mA87ZEhEhB4qelMhTPqM 15/8ouZaVfhAsbBqsWU2pUr4QMCNjNewcAk5Fli7QtDwsWtzg7N2QWjjskzTIG6bE/b7UurBi4Q lIHYjKqV1bt4/FT2EKb3etw1JjoTbAwlDYF7SvmEIHEukNol+LfuH5IqvILGQSzVvpIY= X-Gm-Gg: Acq92OEyXfwmUpbUNpRXlhK9HxUDF71cOV8GaXr0r4VToEe7l08dtaaG1rw1nw9rMHd 3jHvd1COG5uHGO3CfQ7UruK0j5aZhRENwIY4BmIClgcGTuhk8Iz0AoHEmzSdSGVw+aP/PbG+t2n sSpPZUJrRisKd47EpKoEYUurWXpAAFqaPdcyejpbYn0mMAMdGw3kDtAxdFWfgvEqI0IDjyEyGm0 AiYQYFAWodK5LO1ksFuSDmXeT7oQKQ2VLSeh63lx5Ar3TFOB2ce2T6sKFUMLW+4RdkVKDt2LMCQ KwvrPeeMvRiDAWL/8ktzTYcggCVpzzwlidFhegs6OQHTUy1usUCMvs5IkhA72l8mL/F8whkAtHU lnYXBSxjh/vvzlCOKslkgLGqmgYPWKrSkIIf3Yl2/W+7sA89vLdmEgEgeXeGUy7iL3o7rBe98Ct o= X-Received: by 2002:a05:7301:e101:b0:2f5:5dd3:1fd8 with SMTP id 5a478bee46e88-2f55dd323c8mr5114667eec.8.1778275984594; Fri, 08 May 2026 14:33:04 -0700 (PDT) X-Received: by 2002:a05:7301:e101:b0:2f5:5dd3:1fd8 with SMTP id 5a478bee46e88-2f55dd323c8mr5114649eec.8.1778275984035; Fri, 08 May 2026 14:33:04 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f888e3e285sm4871285eec.27.2026.05.08.14.33.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 14:33:03 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org, dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com Cc: wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 1/4] dt-bindings: phy: qcom,sc8280xp-qmp-usb43dp-phy: Add Hawi QMP PHY Date: Fri, 8 May 2026 14:32:31 -0700 Message-Id: <20260508213234.4643-2-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> References: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=dIqWXuZb c=1 sm=1 tr=0 ts=69fe5691 cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=8IMiPDtIn6OAJiDpRukA:9 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-ORIG-GUID: byfYVytvoFY4qma1ajd3tgDskxwzMkUh X-Proofpoint-GUID: byfYVytvoFY4qma1ajd3tgDskxwzMkUh X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIxMyBTYWx0ZWRfX8s4UnWFQMhpf aCgQepeowSjc9R8P2zCtNMf2GMPKCjG13tNIuayEoVnh4M/5ZKyYoREBGTm4dp/zFrOCrhwZ0jl e4U6aEtAiWPsARHzFElD8Cm/aK7Ggn/MmrRbOXpmzvECw/5g7OZMibfMgIY6gwNWGE148ClMlOU NFVyFyQbkcpGTSk7wvnQDkInWCNEFKZIkyzW/jCElbOY9n6lG8DcJkbvzlxpfZzx9PtMWE9loEr 3iLW8Amz3HrANSvOBcrKYPbWPCFU3SAKhXVmEruOsfTMWd9FvFT4me6zYVLhDCg1bw/06sPqguS KourjZCDc6xpKBI3y7QzJbiNLzwErJ/rOsEOHuLjg/1BpqKiSXjjS5PiuQYRNTqbOZ2/Rn88rFf oujTKrQsf2Hl8C38o8pHYUFrt1J8d3U+S/iMdf7io4H4gKTu81LkXXs/BQe/YL5ULhVkXol+8Vt yKUQoweDpdAL6qlWzXQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 suspectscore=0 malwarescore=0 clxscore=1015 lowpriorityscore=0 adultscore=0 priorityscore=1501 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080213 Content-Type: text/plain; charset="utf-8" Document the Hawi compatible string for the QMP combo PHY. Hawi uses a new QSERDES V10 register layout with a new COM AON module and hardware-specific PHY init sequences compared to previous targets, requiring a dedicated compatible string. Signed-off-by: Ronak Raheja Acked-by: Rob Herring (Arm) --- .../devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43d= p-phy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43d= p-phy.yaml index 3d537b7f9985..7a7059c659be 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.y= aml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.y= aml @@ -22,6 +22,7 @@ properties: - const: qcom,sm8750-qmp-usb3-dp-phy - enum: - qcom,glymur-qmp-usb3-dp-phy + - qcom,hawi-qmp-usb3-dp-phy - qcom,sar2130p-qmp-usb3-dp-phy - qcom,sc7180-qmp-usb3-dp-phy - qcom,sc7280-qmp-usb3-dp-phy @@ -205,6 +206,7 @@ allOf: contains: enum: - qcom,glymur-qmp-usb3-dp-phy + - qcom,hawi-qmp-usb3-dp-phy - qcom,sar2130p-qmp-usb3-dp-phy - qcom,sc8280xp-qmp-usb43dp-phy - qcom,sm6350-qmp-usb3-dp-phy --=20 2.34.1 From nobody Sat Jun 13 07:49:54 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5614F2F4A18 for ; Fri, 8 May 2026 21:33:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275989; cv=none; b=NxNYFT0jHHXMcZdz9jBtRHqMaTWynQSJDmOzUWQF35Qmr8bTrfTNiGD1XpV5flZO5MRjsPsrOcVWIMeiMJiP+KwtEc/g095r2wvKhiYpfQAX9yrXcDbkhG308Oe3i9F5unw9WZImwRPbmseaA81m7y+FUZpxdl1byFYGMn5w4Ko= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275989; c=relaxed/simple; bh=r7Z52qBn7Oiq3+44QCWlmOdEnbJHHdtV1GjdHQai3oU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=htQnEKpOE8inJtsIi3akw8vn18kgyul9UZLTSXqp+qjKuasdZGWdZQjkvJnoykvZ2/iwfgju0o3k6rwUuWHXV/LBYUTOidwdCflGZbHQVH5xulI1oWAuxXX6qPXHM7sozRC9Bpi5bS4nPi8yc1XncUb2jUtLBRk4xVOROM3SHD8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=jNAdAH0Y; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Q+606oG3; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="jNAdAH0Y"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Q+606oG3" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648HehDg1662612 for ; Fri, 8 May 2026 21:33:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=ecNTbhYHuyh QbhuoB+7vmARq36r7IGCdT0R1LSWjkRI=; b=jNAdAH0YKmnXVRc++ujA8I1EB3p SaaHA+r/Y0HkFFNG6dcFq3Opd+3AyegXgHzRdbJFTFb7ZztzO1dbrigMuxFzgRsO 5PPRwGPXmWsDfRCciL4++sdaTpztMIL+3VAK0BuPftWFLdL3wXCo4m+JVN8nGnjT cP+nsnLyGeqVnVjlMIxr72vaOsBMil1cDZRSYzoH5/RlyxF9yGBZIYfz8XurX4bF mmIh15RZ3+7Vw9I6xDfvn/tY9v8QQshopZaP01or8L8JEJTwYmcKv3TqUoS3gLA8 umjOYHALIIxAHA7C4cw3xWUeISzUJOIBwa9ueC8vt7c4IyJQZfa9UicilLg== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1men0p4n-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 21:33:06 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2f525565b33so3250381eec.0 for ; Fri, 08 May 2026 14:33:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778275985; x=1778880785; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ecNTbhYHuyhQbhuoB+7vmARq36r7IGCdT0R1LSWjkRI=; b=Q+606oG32tGpPg5KlolhOGJlX9UEqo8n82xtCl5OXzG6eSiHYT+P6SylvAa6Fzzf/w hpo5zSFpJAgdTxfFw281GgcH2YSM78sp/7vhPKbhBnSfO4Z7j0080J+xIk0OMn4meI3f 0yS/+PQMOrREUSHi5uXymVZk9xtIjp9+OATlk6AmixPK3smVSD+puVSiAqTXdI5SW+A3 Kf51q0SRpZOjxmi9Pzy2ifBGtjgV38eeyc/e/ho9ZtcGgH2SR+uVcVsSSycOzR4YBV1P P4JNw5+PEaAdq4Snsp3+LUZ8l78cV+CORWFuBo+H4wRC3TX5ZpVKiNeBvCIYs1b9Kg7e dOpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778275985; x=1778880785; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ecNTbhYHuyhQbhuoB+7vmARq36r7IGCdT0R1LSWjkRI=; b=TUL/WEPKzPkFp0kI/GPgaDMkp3LJpRmCD3opV0+HNH1mM9fsd6QRezJionPkgOeYO+ 1jGkVqLTAqbxwie6o0B68V8+l1W74pq+m9cR73bFwoDZKcq83BTnHGbnitALj0COShbZ Qxme4L3pNO8IYH3cv3PuQqA4qwvNBbWNEXKfbE+6N5BiOo1FTiYeThRui6dqLeymRbaZ Rs3gc/G9EMLihPmNOtbIfRMOGa82+1l+C3gpLlJODw9+hW8vo9kw7jmT5tvKPESK05aV AFxLmelF0VXmWpv3vlFMD36rYr4J6GQvSRxiU4kTYAphvtsOhy+3kp8jzvufho+NqK0K ec+g== X-Forwarded-Encrypted: i=1; AFNElJ9mZR3ubfE8WjRqiP++df2EhuYxsAadV9a+orPCKY919BSEAdylN57xYrwo4iZDpGKsTbrPLS/YQ81Sb2Y=@vger.kernel.org X-Gm-Message-State: AOJu0YxJuyN9XQr9FVKB72R/x8owEiXl758/qs9zkpjndH2dHSOx1nkI KxTXBuy5YRDkwbq2zIdTMOoRbDIr8NDA1DdVRDKaVufLqxXQhJ3gQBt1/qXO3WhJJT8dTJmWQuh XkUBBitWvFCa/Dwy8HCrVtcY1TzLoyktEzdwvew/nstfEwPGcRYosaizCP9wt2Hfbxx8= X-Gm-Gg: Acq92OFJFRHQtzEuqPD0EaP4dcJdR5kPi3qnZAc7ciPr05H+bniyM/PG877j+a5pczq he28QigFU9Ay9rmbp0OyhYfYSBcisXDyeHlfrlCIP5DlZIO7x0fpP3AV1Cs6hce8EvCV3cGP/fo sJwcz1GcwD2sN8v9vvKrrVG8gFcjVz+BnWlrKv5pn5vWGmLevbihMUyaluqRv5V4go0ZwEX8Yqs hy9knhaFoXEN3hvEdVoc/qit8iPKtYpLL45sI5YV2m6v1zSucNpc1AojBe6RAtRo4qyX6UUKnWn IZDx2QFckd+C9TBuXNTVBSBoMo9qciuwOaJJN3jatP7ojebqj8TG5+Y6Md6/8bH9K2ip7OJT5Ga s97Uiz30X/iIVF4eR5lW1y9jviIXkpBN0jvxjfkZ7OLpQmF+khoZcyljvetx3ghaBC/O+PLcGro U= X-Received: by 2002:a05:693c:394c:b0:2df:71f0:e5b3 with SMTP id 5a478bee46e88-2f54f9447a6mr6846197eec.20.1778275985282; Fri, 08 May 2026 14:33:05 -0700 (PDT) X-Received: by 2002:a05:693c:394c:b0:2df:71f0:e5b3 with SMTP id 5a478bee46e88-2f54f9447a6mr6846176eec.20.1778275984797; Fri, 08 May 2026 14:33:04 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f888e3e285sm4871285eec.27.2026.05.08.14.33.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 14:33:04 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org, dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com Cc: wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 2/4] dt-bindings: phy: qcom,m31-eusb2-phy: Document M31 eUSB2 PHY for Hawi Date: Fri, 8 May 2026 14:32:32 -0700 Message-Id: <20260508213234.4643-3-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> References: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIxMyBTYWx0ZWRfX5gk0Q8+mPVD8 2CrNNIQhocoOFhj0fz2CL3BK3ykw48rSigJ9XiPPgPpgHsvaN4UWPqn1KmgAZZ5JmSzDd+oiwCh izy4xVJDzm1aTwIEsqczgqLhCeyp0ofNRO0IohM2AMyG42IY1pievdflQB9FxEAI613fBLFolKW h+ftl2TrN2rBreWsEoq3k3uJ2kma53PALfCWpuHOS9H2pCWczzAp6WhpFglzfEnR0z09jKFuUv2 MWqNpr800Boh48iidsH1yU96KNhIMGgXpg4iYo4kc1Az3AXRQlvVAsm+NolZIRTSc+6TtHAiIuZ XFJ2/O4qXLKXeD9gM2i5hwqKFoaTu7570a54YPx9FCVJsAmr2nR3+g3wiI/lRPcTdxpNkTI6EXb pCk3n7zhCUZ0LoC2QFIPmS4xONOlrcmElW279AlQ56rwmDj3ZIWO/OTPJJwp5/tl+f8wlo2bGGS ZiaOVJo0r21uAUlPQbw== X-Authority-Analysis: v=2.4 cv=LORWhpW9 c=1 sm=1 tr=0 ts=69fe5692 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=vC2bFTPnYnLVIQvTftgA:9 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-ORIG-GUID: 8M7IZhhvUnr97e0O9t0jwMfxPrUxvhVK X-Proofpoint-GUID: 8M7IZhhvUnr97e0O9t0jwMfxPrUxvhVK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 spamscore=0 malwarescore=0 clxscore=1015 phishscore=0 suspectscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080213 Content-Type: text/plain; charset="utf-8" Document the M31 eUSB2 PHY for Hawi which handles the USB2 path. Use fallback to indicate the compatibility of the M31 eUSB2 PHY on the Hawi with that on the SM8750. Signed-off-by: Ronak Raheja Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml = b/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml index cd6b84213a7c..c0e7e2963ce6 100644 --- a/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml @@ -19,6 +19,7 @@ properties: - items: - enum: - qcom,glymur-m31-eusb2-phy + - qcom,hawi-m31-eusb2-phy - qcom,kaanapali-m31-eusb2-phy - const: qcom,sm8750-m31-eusb2-phy - const: qcom,sm8750-m31-eusb2-phy --=20 2.34.1 From nobody Sat Jun 13 07:49:54 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AFB0630BB9B for ; Fri, 8 May 2026 21:33:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275989; cv=none; b=cY00YrDvwTM7B35gnmWMaFJaLvuunIwTgTz0AyGYWVd2vD2p8vSJ45cM/vQRvq3T3n+wKYmgGFo4p8jc9HYOcgZRujOeDynfyfOsN4rR8bWI8PjeofeYWdqmj2R2YVvJqaWzsbheDUcI/29si3LNYmkF6OQTzKlgY5C7BQuUVjY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275989; c=relaxed/simple; bh=Xi8+8vBpk72pueSbcHCY6ojLbswdddkKT2eKqWSkDDQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=bW/wTWWllUkTc1XvYCM1tzzVv4FVdL4w12aKsln7EgF3xHNiXMfGGnValEMD5rtuTIvMDHDnwG+uHvHZTWt52cx6pI4ORjPrXgvsE8zhGsAaMtF/BlI+MRIqOAvlnS3KvF7rFQYs560efaLjmz3C+iErKWEGA4fmRt2lZBr4lb0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=c/Sg34Z1; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=e82jQ2IG; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="c/Sg34Z1"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="e82jQ2IG" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648HUAfV2515654 for ; Fri, 8 May 2026 21:33:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=EkH62hBfkTl pUoyRaZs3w4Fu8ixJncnkuN92AWiCoMo=; b=c/Sg34Z13JGJrprRrYmjoW2KJlQ nCxnH11PY1RZxiTbM0zzIVYt8RPK2R8OsqE3yXy9T+7j7F6AxI/Rro9kd9ykKMKc YoRbKHx1d9bHmtE12dRvXrJelcfehh7+DUALqp+rNnazYV3vUjZrdkOg/tcnbpAy jKSNKHHvdJ8MyqInASOa3Mcg5vCQ0z3XIsK4P/k/4KnrOeWFl+8rl3n6eiFKWnPe PcAG8nDbSOF9qczxOWoF5P/Z5WYFRG3rv0nHqyxanxRzAMNLXMmwCbaPYaaSo7xj arkOyg8d65PJkKf7dtzZhTCrJfJXKDeHsBLy25HRdSDpLi1w8NiGcQcpVnQ== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1m9nrq7p-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 21:33:06 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2ee34588671so3618761eec.0 for ; Fri, 08 May 2026 14:33:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778275986; x=1778880786; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=EkH62hBfkTlpUoyRaZs3w4Fu8ixJncnkuN92AWiCoMo=; b=e82jQ2IG3cyhQRzdLW6t13O35bHoqkU2i7ncnMpIvvQJjjHtKoS7NiD3PTAvAW10VZ sVKBJED2xSc/UHbKHt3Xnw2avW/cEQtzXUPiXcKP1IWNdSDvWvymq9PsFZna9r95MIKZ pktuwlEezYO6I49HcY4JAxcbCtxx+32DwkvKMWMsvo6maHvUGxYnK0T1wJKQu09jhHvL LN9UGz5eqcN9EHWzHjADm/QtU8DmeZuSKAtzrQ2ALjySaCI2LyTmw9Un3ggYAhlC1mDm reCnq2c3TP/gJfjHFmXCC4gQ63VGW8jMVOSNKJZCjkS6A5ccPQzrAO0TiWCLf7cJwvXs 3EAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778275986; x=1778880786; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=EkH62hBfkTlpUoyRaZs3w4Fu8ixJncnkuN92AWiCoMo=; b=D97ruEFp8RiiOpZ0jTcEMHmSzBgJ3DGq/6sxaWCZfrr7/ReSKXVbCLpmcDPL3iHx35 TsV+MGSh/2Aayva6kJ5oSU7Fye2kVzwJwg3DRmodnb2OsYAZ/hGEXCTDiOzNkcEjuULL gCTsUygFyglt0iEYb5CaIWYvojVHNBNcFs7faXmLlwNWlT6rZGppVrIXkQCSj7EDUwvh AZXTSvRKywpADptQEk7AZkOcsJpTI3aPHV58w3qVhyRWVdc9sm2CeuZQcdI0u0XXINAM Wqk0Ux/kIFw+YIGQIrsdSPmuKx2PLbSra96A6h/4crQXJS/ri7cZSvTQiuwtjvAWPfdI Lyuw== X-Forwarded-Encrypted: i=1; AFNElJ+5tWo57NNix/GyorGujDF9ncAZT0Qvzi+ZV7E9ooGPBwntSdWPtwtrkRQvLHRqwQ1JkzVaE3RM6ZSRBkM=@vger.kernel.org X-Gm-Message-State: AOJu0YwzOki+sCq1SRl55ZnFMU/j93kjKiRGjb4NRfzdmLQMAKCmvuVc 6sJgOkBmR89V8utlIS0gR2uG3OncB4uI7agiOQBqKXngkMnrb86Zx9aLtQQZGDzKaQintSrtnMl SXI/9g4ZBWugsZV1w7XVbaKaE/S8LgsZhn9+ibVwTASrQ6RyqSpkaNAQCO28NVx0X5Sk= X-Gm-Gg: Acq92OESdC9jEvarKwO3TATznxFZUcGmhBd2ajhtW/YuFRjT7qKP3sRhjEGUoww4jY5 yohclhA1nX5w23w42ii9TP0YjeOA62wUXqc/pcsU1PoH4YefqTOKeM1Qc4mELQ5DM2bL603ej58 IoXdo2mkbku2y84x/xkBCM7fCoukU2Usxcjcz0GDzInybew4kIaR1CwwqzixLAr0XcU0K+QVTAd 3rkRz9+8bpx1uk8cGehLX3h1yoFwiIpeZGfoOEStsByXi82VQXMyrKtQG4c3MMyqgRSe47LnHo8 iDU9bMG2s9q7GKwnhwQZFtdft4s9AFIGnXDYvtSB8YJCngPITCBDjsQQLSYZNW8Uk7KdGrG09+j EAGfgEKzZGxIETSm5gSshabFDElcj2jih+ru/9hNkzIZwNMDT6vc7enZlKrC0FNTWJwvNlvMYld M= X-Received: by 2002:a05:7300:4313:b0:2ed:e14:42e7 with SMTP id 5a478bee46e88-2f54b068c4fmr6969113eec.32.1778275986126; Fri, 08 May 2026 14:33:06 -0700 (PDT) X-Received: by 2002:a05:7300:4313:b0:2ed:e14:42e7 with SMTP id 5a478bee46e88-2f54b068c4fmr6969082eec.32.1778275985563; Fri, 08 May 2026 14:33:05 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f888e3e285sm4871285eec.27.2026.05.08.14.33.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 14:33:05 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org, dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com Cc: wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 3/4] dt-bindings: usb: qcom,snps-dwc3: Add Hawi compatible Date: Fri, 8 May 2026 14:32:33 -0700 Message-Id: <20260508213234.4643-4-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> References: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=DaEnbPtW c=1 sm=1 tr=0 ts=69fe5692 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=6lSwUGAo5LeF7p0M46YA:9 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-GUID: ph-HtV55tl4fqrbCJdlwU-J15jjeSoAs X-Proofpoint-ORIG-GUID: ph-HtV55tl4fqrbCJdlwU-J15jjeSoAs X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIxMyBTYWx0ZWRfX5HP0CldCgb0j f7IFqAxjxuEammQyb9W3VB39JzLK2r6mmTHliCj9o6Ai98aBuH+IIDhlqpPzR3qR4p6uo+MaUCF ZBMwCWzKGeYMXM+fZj4HGJUs4w8TEWbg7FyE6cIUy6yzKa01j7EdVc4btrti1zriIhL0FL7csuw PzsS7WTaTTHBeOknpY/DNHJ9t9wkZz8oNjpt5MM2z9+d6qqQHKrIkgs2OgcIboAfQ/2TRKq8bKe 66QqTuMEBqsUpaOu2jJmVP7xhdC8wCHDsxzev0wL4J5Cn3Zu8jRt5NqPOWRoLtZ/yUJiZ7NHpQe eW79FUhXqTv4uTnG3ZxP+tRmVpFp2m9udJTJmebSTzK8C7OemAwkaUfc8gTE26kyUfA7Fh5oKyq WEsa9pRdKJYoxD5lt9WNDW2B/9U9tkkxF99jQeUCocDvdXBXQuVR5lcWA8QyVVJFJ5o/gAp5Yld PxL3cbxQtQ6cHISbKNg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 spamscore=0 priorityscore=1501 adultscore=0 malwarescore=0 suspectscore=0 impostorscore=0 clxscore=1015 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080213 Content-Type: text/plain; charset="utf-8" Document the Synopsys DWC3 USB controller found on the Hawi platform. Signed-off-by: Ronak Raheja Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml b/Do= cumentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml index 8201656b41ed..2d10994f7b44 100644 --- a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml +++ b/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml @@ -27,6 +27,7 @@ properties: - qcom,eliza-dwc3 - qcom,glymur-dwc3 - qcom,glymur-dwc3-mp + - qcom,hawi-dwc3 - qcom,ipq4019-dwc3 - qcom,ipq5018-dwc3 - qcom,ipq5332-dwc3 @@ -203,6 +204,7 @@ allOf: compatible: contains: enum: + - qcom,hawi-dwc3 - qcom,ipq5424-dwc3 - qcom,ipq9574-dwc3 - qcom,kaanapali-dwc3 @@ -540,6 +542,7 @@ allOf: contains: enum: - qcom,eliza-dwc3 + - qcom,hawi-dwc3 - qcom,ipq4019-dwc3 - qcom,ipq8064-dwc3 - qcom,kaanapali-dwc3 --=20 2.34.1 From nobody Sat Jun 13 07:49:54 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 71FCD33C1BD for ; Fri, 8 May 2026 21:33:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275992; cv=none; b=sD3PU8sSnV89wvijR+jAD5Kh8BaFZHMAGqy4U1R9QXF+RUka3Ujp7vS7PrxKqBybyASOcpyOFVWYuuDdePSZdWw/sUa5Mw2MuEcKaLvvJydTEOZh80lgM9WlBLv7P/Ex7oCOYu2cetdiWe7sZykqlUDnMhOZHnZbLG33sziSjxs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778275992; c=relaxed/simple; bh=OBRY72tZUlYCYi0CwpxeNjQmGsJtEKzJ3djmtjhsef0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=O5LPnFzuXEBaqhOftgGG3S2p3kcYH1flMjxg6aknPHFtwFJyCASIt6wzuD0gfU5j7a8r9M79zhcyux6FJ5XZl5A2aL8YWfQHjQ0WWKMJYvi86main5IqCkkpj0EAKQv50Pxdh5wtY/LJXcgy2reY19IuObdMscKysOegfBP9Llg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ABfS+dTR; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=StufrNQk; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ABfS+dTR"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="StufrNQk" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648HelIj1662658 for ; Fri, 8 May 2026 21:33:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=y+vVEote4hz 4Wyb0CIVfLSxBIbvO9gD/BB8LI6nAOyY=; b=ABfS+dTRO/eU1Qnhvkwbb/MZvhs jBxFK8WqGPpdbXU9rspVkUCcRhsLtaAIguQxl/4/hRBRVX+uz6B3hrEqq69g7Ucz vfFJWIHAt1SNpvPMJVT2VX9W+I3ZjsVsfzGGZw3Gp/pvwJo356DJTqjQB9aCCCpR b/HoAx3hGNXM/mDxIFb76dZRQzEVWQqNNGpTv9tRDvL5NZnis6RvIoo/V+zxYZF0 o48cHr/9LonbWFFLjG3fv3txt2lQT3wC0f8XcznFJiX5DEASgh9ObCiBj2Cvxdv2 er2cbCT7/t0jFWiRA2sL7LFMTTC/S8PjULsWmJ99Hy5gxclUXPhB5sJc6nw== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1men0p4s-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 21:33:08 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2f3eb8f3419so9226933eec.1 for ; Fri, 08 May 2026 14:33:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778275987; x=1778880787; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=y+vVEote4hz4Wyb0CIVfLSxBIbvO9gD/BB8LI6nAOyY=; b=StufrNQk2O78yTWQyehxzGdyvV0Ll7fYkeH93XroP2a5o+rwEKLhPYP6uLSOXByf6T uaXO+TfD5tz2YplflErlUxbDmVO4qe0J+0d7gNsyQwMJo1gQ6Bh/hV8GHTiFU2KlHn8Q 29uYj0L20eAB9rcn3smvDl/ehzjnIyr9KXwy65BqSqYmfzuKMuM7bJ/Xc4kyDlA35s/m baOWEND6jBwSu8BsFCbCTA/EePsIwhxHkKRIcGCdRR1SHEb46awC3plVok6i4aBjrNEa hIECCY5yzPU1WfxtroDjX+3Rawvfiy71VexUkIvaFa5t/cqJcHqUWa+8pwNw63JOPrrt MtAw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778275987; x=1778880787; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=y+vVEote4hz4Wyb0CIVfLSxBIbvO9gD/BB8LI6nAOyY=; b=EgTtXsXrUqnOeJlWRpGIMpWUgdH7fYB0VyoyYfYYrz/aAWbIbxxGrW/4bP3G9JRvkB fxn4zPIDvTQeUpiUESxXcb+gBLSMekn5kqV19FErCdP4oQpn3icGaLA6twzBT/4GOwXP DzfGMLVc8wm8e7Ujltt1EvBYr9mpCFx2TjDTx277OWkGq7cuVnaKH664gdtx1MgCYr/m crzScltSMk2HfxbVE5w6a3ltQl60+ewYxXxFv2x2dnzIHvPwBK4jRD79hp9bhkRHE/6O 4o6p2NjEkylUBg2OZhahJIe2m0qlV95eR8KQZKk+10T9cMV5obcT1qptcoPaXRP2zqrE TdZw== X-Forwarded-Encrypted: i=1; AFNElJ9yFqTPlBIPtqL547x4Ik2sY+csWN5BlQ9GjcZK0MSC4U1R5P1yNxkkZ14nu0qsu1+g9TiX9Dfpugg+NAQ=@vger.kernel.org X-Gm-Message-State: AOJu0YyvfPDDiW9/hNWdQGW3J8GkZ2jAE4GmdwUEALDhL4VxvNrPK4jC MAI3TghOVYqjMWlm0LIpGBLigdo7uZnmiBgT0VzojUV+Gy6wP27B4D3CntQ3juywbzvOBHmq66a qB/rHYtK9NsLq4gxQvlhLU+wE7WNR7+U93TaGtF/LOAgx4yR2I2sIyYRztAaXAIznIXg= X-Gm-Gg: Acq92OE2A5XxjbvJ6ENVh4Ons4UylBVyRBcLSdH07eZlR5IR/Nzu9upbs044mIJo7Rd 5j7yt2uX0K1cYwGXrJ01uCVVTqVYKNaMwAZYqe1pjIVjTsBTijPi/8kgn4yDKFvjn9bxzJbkAit jXLTbDt2FGLWCckFn+vqoMo/IH79C39/zX7q1skeF4562OZ4a+cGIWUitgzMZr2+GjfkEdrK5as nMBNKS70nAfLwzTDRzKPTYRSqgRXxG0wCLUFf3OZjnha5nDbIYzqkcAEoy8eNlqSMuVpWz0Mdn/ OBM2kn9BrydmDUeRPRGDtu+nxabAIaZXnV1pVutn99sAdzYKpYeYoDxYMM5Pdw5iyB8K//PtEvP QakBlPYWjEnQGeWUFGHf0xC5rgXyfDvhYTE71KB7GuzBmMg309vygxsb4gdRN0MjwnAL9ErU7qs s= X-Received: by 2002:a05:7300:6d03:b0:2de:cc07:e99 with SMTP id 5a478bee46e88-2f548a995a4mr6870582eec.7.1778275987051; Fri, 08 May 2026 14:33:07 -0700 (PDT) X-Received: by 2002:a05:7300:6d03:b0:2de:cc07:e99 with SMTP id 5a478bee46e88-2f548a995a4mr6870566eec.7.1778275986416; Fri, 08 May 2026 14:33:06 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f888e3e285sm4871285eec.27.2026.05.08.14.33.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 14:33:06 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org, dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com Cc: wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 4/4] phy: qualcomm: qmp-combo: Add support for Hawi SoC Date: Fri, 8 May 2026 14:32:34 -0700 Message-Id: <20260508213234.4643-5-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> References: <20260508213234.4643-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIxMyBTYWx0ZWRfX4Oquy6h+jK4t /NR0CVA6kx3uSH+uaHtT4a26igyxrMjaxc47hxIN4akWj0sUp388AKhZ8aa2FgbfDgcecKgWzPU B6+pNqA3XPgwl+uAoYa2x85YaSDLlq0QO+u8baT4E4yPdWZDl7gwyaWJ6DllJ5qXk+mD8vTQiHl +cH81iRpKsJueQq5ZsY/Jxg7z19JbBYohFWszCbzBYK1mybdOdnkltbjnzF1nw/138ERDdm3xPI cCCRvrdlQUJBawjASiuTHhPNwByvNNjgB5Bzm/0q6f8/SOGdhcfWrW97x0jUvPDzPmWn3VTWpoc 5L9DWKMqUKtYwA/m90EkKOzNJvwcG/pyrh2ou7iqQoY+krRwDsnZbCL64Uk8mD9+aMBw7R9kV21 gohQ7JZ2x2AxHIRid53824r/nPu4gWI/ts8ZEj3AX0Ua7NVrhfwv2PDClgBNcaioxTseKmT3D4H fScn9rF6XbOYkAm7tog== X-Authority-Analysis: v=2.4 cv=LORWhpW9 c=1 sm=1 tr=0 ts=69fe5694 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=94TNKR-hkEinp_EYofMA:9 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-ORIG-GUID: isiNxLSBYcD0x0xEg9Fs6M3aMcJV0-rf X-Proofpoint-GUID: isiNxLSBYcD0x0xEg9Fs6M3aMcJV0-rf X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 priorityscore=1501 lowpriorityscore=0 spamscore=0 malwarescore=0 clxscore=1015 phishscore=0 suspectscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080213 Content-Type: text/plain; charset="utf-8" Add support for the USB3-DP combo PHY found on Hawi platform. The QMP PHY for Hawi uses QSERDES V10 register layouts. Add the required PHY sequences from the hardware programming guide and new V10 register header files. Also add a new v10 offset structure to incorporate the new COM AON register module. Signed-off-by: Ronak Raheja Reviewed-by: Konrad Dybcio Reviewed-by: Abel Vesa --- .../phy/qualcomm/phy-qcom-qmp-com-aon-v10.h | 15 ++ drivers/phy/qualcomm/phy-qcom-qmp-combo.c | 231 +++++++++++++++++- .../phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h | 15 ++ .../phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h | 13 + .../phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h | 19 ++ drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h | 34 +++ .../qualcomm/phy-qcom-qmp-qserdes-com-v10.h | 89 +++++++ .../qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h | 89 +++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 5 + 9 files changed, 506 insertions(+), 4 deletions(-) create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-com-aon-v10.h new file mode 100644 index 000000000000..6542b586be89 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_COM_AON_V10_H_ +#define QCOM_PHY_QMP_COM_AON_V10_H_ + +/* Only for QMP V10 PHY - COM AON registers */ + +#define QPHY_V10_COM_AON_USB3_AON_TOGGLE_ENABLE 0x00 +#define QPHY_V10_COM_AON_DP_AON_TOGGLE_ENABLE 0x04 +#define QPHY_V10_COM_AON_DUMMY_STATUS 0x08 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c b/drivers/phy/qualco= mm/phy-qcom-qmp-combo.c index 93f1aa10d400..53b709ea93d5 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-combo.c @@ -32,6 +32,7 @@ #include "phy-qcom-qmp.h" #include "phy-qcom-qmp-pcs-aon-v6.h" #include "phy-qcom-qmp-pcs-aon-v8.h" +#include "phy-qcom-qmp-pcs-aon-v10.h" #include "phy-qcom-qmp-pcs-misc-v3.h" #include "phy-qcom-qmp-pcs-misc-v4.h" #include "phy-qcom-qmp-pcs-misc-v5.h" @@ -40,6 +41,7 @@ #include "phy-qcom-qmp-pcs-usb-v5.h" #include "phy-qcom-qmp-pcs-usb-v6.h" #include "phy-qcom-qmp-pcs-usb-v8.h" +#include "phy-qcom-qmp-pcs-usb-v10.h" =20 #include "phy-qcom-qmp-dp-com-v3.h" =20 @@ -49,9 +51,12 @@ #include "phy-qcom-qmp-dp-phy-v5.h" #include "phy-qcom-qmp-dp-phy-v6.h" #include "phy-qcom-qmp-dp-phy-v8.h" +#include "phy-qcom-qmp-dp-phy-v10.h" =20 #include "phy-qcom-qmp-usb43-pcs-v8.h" =20 +#include "phy-qcom-qmp-com-aon-v10.h" + /* QPHY_V3_DP_COM_RESET_OVRD_CTRL register bits */ /* DP PHY soft reset */ #define SW_DPPHY_RESET BIT(0) @@ -268,6 +273,36 @@ static const unsigned int qmp_v8_usb3phy_regs_layout[Q= PHY_LAYOUT_SIZE] =3D { [QPHY_TX_TRANSCEIVER_BIAS_EN] =3D QSERDES_V8_TX_TRANSCEIVER_BIAS_EN, }; =20 +static const unsigned int qmp_v10_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = =3D { + [QPHY_SW_RESET] =3D QPHY_V10_PCS_SW_RESET, + [QPHY_START_CTRL] =3D QPHY_V10_PCS_START_CONTROL, + [QPHY_PCS_STATUS] =3D QPHY_V10_PCS_PCS_STATUS1, + [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V10_PCS_POWER_DOWN_CONTROL, + + /* In PCS_USB */ + [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V10_PCS_USB3_AUTONOMOUS_MODE_CTR= L, + [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V10_PCS_USB3_LFPS_RXTERM_IRQ_CL= EAR, + + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V10_PCS_AON_CLAMP_ENABLE, + + [QPHY_AON_TOGGLE_ENABLE] =3D QPHY_V10_COM_AON_USB3_AON_TOGGLE_ENABLE, + [QPHY_DP_AON_TOGGLE_ENABLE] =3D QPHY_V10_COM_AON_DP_AON_TOGGLE_ENABLE, + + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V10_COM_RESETSM_CNTRL, + [QPHY_COM_C_READY_STATUS] =3D QSERDES_V10_COM_C_READY_STATUS, + [QPHY_COM_CMN_STATUS] =3D QSERDES_V10_COM_CMN_STATUS, + [QPHY_COM_BIAS_EN_CLKBUFLR_EN] =3D QSERDES_V10_COM_BIAS_EN_CLKBUFLR_EN, + + [QPHY_DP_PHY_STATUS] =3D QSERDES_V10_DP_PHY_STATUS, + [QPHY_DP_PHY_VCO_DIV] =3D QSERDES_V10_DP_PHY_VCO_DIV, + + [QPHY_TX_TX_POL_INV] =3D QSERDES_V10_TX_TX_POL_INV, + [QPHY_TX_TX_DRV_LVL] =3D QSERDES_V10_TX_TX_DRV_LVL, + [QPHY_TX_TX_EMP_POST1_LVL] =3D QSERDES_V10_TX_TX_EMP_POST1_LVL, + [QPHY_TX_HIGHZ_DRVR_EN] =3D QSERDES_V10_TX_HIGHZ_DRVR_EN, + [QPHY_TX_TRANSCEIVER_BIAS_EN] =3D QSERDES_V10_TX_TRANSCEIVER_BIAS_EN, +}; + static const unsigned int qmp_v8_n3_usb43dpphy_regs_layout[QPHY_LAYOUT_SIZ= E] =3D { [QPHY_SW_RESET] =3D QPHY_V8_USB43_PCS_SW_RESET, [QPHY_START_CTRL] =3D QPHY_V8_USB43_PCS_START_CONTROL, @@ -2058,6 +2093,141 @@ static const struct qmp_phy_init_tbl x1e80100_usb43= dp_pcs_usb_tbl[] =3D { QMP_PHY_INIT_CFG(QPHY_V6_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07), }; =20 +static const struct qmp_phy_init_tbl hawi_usb3_serdes_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE1, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE1, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MSB_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE1, 0x75), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE1_MODE1, 0x25), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE2_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CORE_CLK_DIV_MODE0, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE0, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE0, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MSB_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE0, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE0, 0x75), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE1_MODE0, 0x25), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE2_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_EN_CENTER, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYSCLK_BUF_ENABLE, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYSCLK_EN_SEL, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP_CFG, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE_MAP, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORE_CLK_EN, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_1, 0xb6), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_2, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_3, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_ADDITIONAL_MISC, 0x0c), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_tx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_TX, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_RX, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_1, 0xe5), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_3, 0x11), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_4, 0x31), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_5, 0x5d), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RCV_DETECT_LVL_2, 0x12), + QMP_PHY_INIT_CFG_LANE(QSERDES_V10_TX_PI_QEC_CTRL, 0x21, 1), + QMP_PHY_INIT_CFG_LANE(QSERDES_V10_TX_PI_QEC_CTRL, 0x05, 2), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FO_GAIN, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SO_GAIN, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_PI_CONTROLS, 0x99), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH2, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_GAIN1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_GAIN2, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_AUX_DATA_TCOARSE_TFINE, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VGA_CAL_CNTRL1, 0x54), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VGA_CAL_CNTRL2, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_GM_CAL, 0x13), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_IDAC_TSETTLE_HIGH, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x27), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_ENABLES, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CNTRL, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_DEGLITCH_CNTRL, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_LOW, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH2, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH3, 0xdf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH4, 0xed), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_LOW, 0x19), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH2, 0x91), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH3, 0xb7), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH4, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DFE_EN_TIMER, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DCC_CTRL1, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VTH_CODE, 0x10), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CAL_CTRL1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CAL_TRIM, 0x08), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG1, 0xc4), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG2, 0x89), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG3, 0x20), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG6, 0x13), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_REFGEN_REQ_CONFIG1, 0x21), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RX_SIGDET_LVL, 0x55), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RX_CONFIG, 0x0a), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_ALIGN_DETECT_CONFIG1, 0x88), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_ALIGN_DETECT_CONFIG2, 0x13), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_PCS_TX_RX_CONFIG, 0x04), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_PCS_TX_RX_CONFIG2, 0x01), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_EQ_CONFIG1, 0x4b), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_EQ_CONFIG5, 0x10), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_pcs_usb_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_L, 0x40), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_H, 0x00), +}; + /* list of regulators */ static struct regulator_bulk_data qmp_phy_vreg_l[] =3D { { .supply =3D "vdda-phy", .init_load_uA =3D 21800, }, @@ -2198,6 +2368,7 @@ struct qmp_combo_offsets { u16 dp_txa; u16 dp_txb; u16 dp_dp_phy; + u16 aon_toggle; }; =20 struct qmp_phy_cfg { @@ -2270,6 +2441,7 @@ struct qmp_combo { const struct qmp_phy_cfg *cfg; =20 void __iomem *com; + void __iomem *aon_toggle; =20 void __iomem *serdes; void __iomem *tx; @@ -2416,6 +2588,24 @@ static const struct qmp_combo_offsets qmp_combo_offs= ets_v8 =3D { .dp_dp_phy =3D 0x3c00, }; =20 +static const struct qmp_combo_offsets qmp_combo_offsets_v10 =3D { + .com =3D 0x0000, + .aon_toggle =3D 0x0400, + .txa =3D 0x1400, + .rxa =3D 0x1600, + .txb =3D 0x1800, + .rxb =3D 0x1a00, + .usb3_serdes =3D 0x1000, + .usb3_pcs_misc =3D 0x1c00, + .usb3_pcs =3D 0x1e00, + .usb3_pcs_aon =3D 0x2000, + .usb3_pcs_usb =3D 0x2100, + .dp_serdes =3D 0x3000, + .dp_txa =3D 0x3400, + .dp_txb =3D 0x3800, + .dp_dp_phy =3D 0x3c00, +}; + static const struct qmp_combo_offsets qmp_combo_usb43dp_offsets_v8 =3D { .com =3D 0x0000, .usb3_pcs_aon =3D 0x0100, @@ -2705,6 +2895,27 @@ static const struct qmp_phy_cfg x1e80100_usb3dpphy_c= fg =3D { .regs =3D qmp_v6_n4_usb3phy_regs_layout, }; =20 +static const struct qmp_phy_cfg hawi_usb3dpphy_cfg =3D { + .offsets =3D &qmp_combo_offsets_v10, + + .serdes_tbl =3D hawi_usb3_serdes_tbl, + .serdes_tbl_num =3D ARRAY_SIZE(hawi_usb3_serdes_tbl), + .tx_tbl =3D hawi_usb3_tx_tbl, + .tx_tbl_num =3D ARRAY_SIZE(hawi_usb3_tx_tbl), + .rx_tbl =3D hawi_usb3_rx_tbl, + .rx_tbl_num =3D ARRAY_SIZE(hawi_usb3_rx_tbl), + .pcs_tbl =3D hawi_usb3_pcs_tbl, + .pcs_tbl_num =3D ARRAY_SIZE(hawi_usb3_pcs_tbl), + .pcs_usb_tbl =3D hawi_usb3_pcs_usb_tbl, + .pcs_usb_tbl_num =3D ARRAY_SIZE(hawi_usb3_pcs_usb_tbl), + + .regs =3D qmp_v10_usb3phy_regs_layout, + .reset_list =3D msm8996_usb3phy_reset_l, + .num_resets =3D ARRAY_SIZE(msm8996_usb3phy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), +}; + static const struct qmp_phy_cfg sm6350_usb3dpphy_cfg =3D { .offsets =3D &qmp_combo_offsets_v3, =20 @@ -3662,13 +3873,18 @@ static int qmp_combo_com_init(struct qmp_combo *qmp= , bool force) { const struct qmp_phy_cfg *cfg =3D qmp->cfg; void __iomem *com =3D qmp->com; - void __iomem *pcs_aon =3D qmp->pcs_aon; + void __iomem *aon_toggle; int ret; u32 val; =20 if (!force && qmp->init_count++) return 0; =20 + if (qmp->aon_toggle) + aon_toggle =3D qmp->aon_toggle; + else + aon_toggle =3D qmp->pcs_aon; + ret =3D regulator_bulk_enable(cfg->num_vregs, qmp->vregs); if (ret) { dev_err(qmp->dev, "failed to enable regulators, err=3D%d\n", ret); @@ -3699,9 +3915,9 @@ static int qmp_combo_com_init(struct qmp_combo *qmp, = bool force) SW_USB3PHY_RESET_MUX | SW_USB3PHY_RESET); =20 /* override hardware control for reset of qmp phy */ - if (pcs_aon && cfg->regs[QPHY_AON_TOGGLE_ENABLE]) { - qphy_clrbits(pcs_aon, cfg->regs[QPHY_AON_TOGGLE_ENABLE], 0x1); - qphy_clrbits(pcs_aon, cfg->regs[QPHY_DP_AON_TOGGLE_ENABLE], 0x1); + if (aon_toggle && cfg->regs[QPHY_AON_TOGGLE_ENABLE]) { + qphy_clrbits(aon_toggle, cfg->regs[QPHY_AON_TOGGLE_ENABLE], 0x1); + qphy_clrbits(aon_toggle, cfg->regs[QPHY_DP_AON_TOGGLE_ENABLE], 0x1); } =20 /* Use software based port select and switch on typec orientation */ @@ -4733,6 +4949,9 @@ static int qmp_combo_parse_dt(struct qmp_combo *qmp) } qmp->dp_dp_phy =3D base + offs->dp_dp_phy; =20 + if (offs->aon_toggle) + qmp->aon_toggle =3D base + offs->aon_toggle; + ret =3D qmp_combo_clk_init(qmp); if (ret) return ret; @@ -4986,6 +5205,10 @@ static const struct of_device_id qmp_combo_of_match_= table[] =3D { .compatible =3D "qcom,glymur-qmp-usb3-dp-phy", .data =3D &glymur_usb3dpphy_cfg, }, + { + .compatible =3D "qcom,hawi-qmp-usb3-dp-phy", + .data =3D &hawi_usb3dpphy_cfg, + }, { .compatible =3D "qcom,sar2130p-qmp-usb3-dp-phy", .data =3D &sar2130p_usb3dpphy_cfg, diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h b/drivers/phy/q= ualcomm/phy-qcom-qmp-dp-phy-v10.h new file mode 100644 index 000000000000..6f3ea7d13556 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_DP_PHY_V10_H_ +#define QCOM_PHY_QMP_DP_PHY_V10_H_ + +/* Only for QMP V10 PHY - DP PHY registers */ + +#define QSERDES_V10_DP_PHY_VCO_DIV 0x070 +#define QSERDES_V10_DP_PHY_AUX_INTERRUPT_STATUS 0x0e0 +#define QSERDES_V10_DP_PHY_STATUS 0x0e4 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-aon-v10.h new file mode 100644 index 000000000000..b858381bc238 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_AON_V10_H_ +#define QCOM_PHY_QMP_PCS_AON_V10_H_ + +/* Only for QMP V10 PHY - PCS AON registers */ + +#define QPHY_V10_PCS_AON_CLAMP_ENABLE 0x00 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-usb-v10.h new file mode 100644 index 000000000000..0cc25e6acf58 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_USB_V10_H_ +#define QCOM_PHY_QMP_PCS_USB_V10_H_ + +/* Only for QMP V10 PHY - USB PCS registers */ + +#define QPHY_V10_PCS_USB3_POWER_STATE_CONFIG1 0x00 +#define QPHY_V10_PCS_USB3_AUTONOMOUS_MODE_CTRL 0x08 +#define QPHY_V10_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR 0x14 +#define QPHY_V10_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0x18 +#define QPHY_V10_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x3c +#define QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_L 0x40 +#define QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_H 0x44 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h b/drivers/phy/qual= comm/phy-qcom-qmp-pcs-v10.h new file mode 100644 index 000000000000..ac0fc434984b --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h @@ -0,0 +1,34 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_V10_H_ +#define QCOM_PHY_QMP_PCS_V10_H_ + +/* Only for QMP V10 PHY - PCS registers */ + +#define QPHY_V10_PCS_SW_RESET 0x000 +#define QPHY_V10_PCS_PCS_STATUS1 0x014 +#define QPHY_V10_PCS_POWER_DOWN_CONTROL 0x040 +#define QPHY_V10_PCS_START_CONTROL 0x044 +#define QPHY_V10_PCS_POWER_STATE_CONFIG1 0x090 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG1 0x0c4 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG2 0x0c8 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG3 0x0cc +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG6 0x0d8 +#define QPHY_V10_PCS_REFGEN_REQ_CONFIG1 0x0dc +#define QPHY_V10_PCS_RX_SIGDET_LVL 0x188 +#define QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_L 0x190 +#define QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_H 0x194 +#define QPHY_V10_PCS_RATE_SLEW_CNTRL1 0x198 +#define QPHY_V10_PCS_RX_CONFIG 0x1b0 +#define QPHY_V10_PCS_ALIGN_DETECT_CONFIG1 0x1c0 +#define QPHY_V10_PCS_ALIGN_DETECT_CONFIG2 0x1c4 +#define QPHY_V10_PCS_PCS_TX_RX_CONFIG 0x1d0 +#define QPHY_V10_PCS_PCS_TX_RX_CONFIG2 0x1d4 +#define QPHY_V10_PCS_EQ_CONFIG1 0x1e0 +#define QPHY_V10_PCS_EQ_CONFIG2 0x1e4 +#define QPHY_V10_PCS_EQ_CONFIG5 0x1f0 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h b/drivers/= phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h new file mode 100644 index 000000000000..92fbde7c9c7c --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h @@ -0,0 +1,89 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_COM_V10_H_ +#define QCOM_PHY_QMP_QSERDES_COM_V10_H_ + +/* Only for QMP V10 PHY - QSERDES COM registers */ + +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1 0x00 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1 0x04 +#define QSERDES_V10_COM_CP_CTRL_MODE1 0x10 +#define QSERDES_V10_COM_PLL_RCTRL_MODE1 0x14 +#define QSERDES_V10_COM_PLL_CCTRL_MODE1 0x18 +#define QSERDES_V10_COM_CORECLK_DIV_MODE1 0x1c +#define QSERDES_V10_COM_LOCK_CMP1_MODE1 0x20 +#define QSERDES_V10_COM_LOCK_CMP2_MODE1 0x24 +#define QSERDES_V10_COM_DEC_START_MODE1 0x28 +#define QSERDES_V10_COM_DEC_START_MSB_MODE1 0x2c +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE1 0x30 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE1 0x34 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE1 0x38 +#define QSERDES_V10_COM_HSCLK_SEL_1 0x3c +#define QSERDES_V10_COM_INTEGLOOP_GAIN0_MODE1 0x40 +#define QSERDES_V10_COM_INTEGLOOP_GAIN1_MODE1 0x44 +#define QSERDES_V10_COM_VCO_TUNE1_MODE1 0x48 +#define QSERDES_V10_COM_VCO_TUNE2_MODE1 0x4c +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0x50 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x54 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0x58 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x5c +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0 0x60 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0 0x64 +#define QSERDES_V10_COM_CP_CTRL_MODE0 0x70 +#define QSERDES_V10_COM_PLL_RCTRL_MODE0 0x74 +#define QSERDES_V10_COM_PLL_CCTRL_MODE0 0x78 +#define QSERDES_V10_COM_PLL_CORE_CLK_DIV_MODE0 0x7c +#define QSERDES_V10_COM_LOCK_CMP1_MODE0 0x80 +#define QSERDES_V10_COM_LOCK_CMP2_MODE0 0x84 +#define QSERDES_V10_COM_DEC_START_MODE0 0x88 +#define QSERDES_V10_COM_DEC_START_MSB_MODE0 0x8c +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE0 0x90 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE0 0x94 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE0 0x98 +#define QSERDES_V10_COM_HSCLK_HS_SWITCH_SEL_1 0x9c +#define QSERDES_V10_COM_INTEGLOOP_GAIN0_MODE0 0xa0 +#define QSERDES_V10_COM_INTEGLOOP_GAIN1_MODE0 0xa4 +#define QSERDES_V10_COM_VCO_TUNE1_MODE0 0xa8 +#define QSERDES_V10_COM_VCO_TUNE2_MODE0 0xac +#define QSERDES_V10_COM_BG_TIMER 0xbc +#define QSERDES_V10_COM_SSC_EN_CENTER 0xc0 +#define QSERDES_V10_COM_SSC_ADJ_PER1 0xc4 +#define QSERDES_V10_COM_SSC_PER1 0xcc +#define QSERDES_V10_COM_SSC_PER2 0xd0 +#define QSERDES_V10_COM_POST_DIV_MUX 0xd8 +#define QSERDES_V10_COM_BIAS_EN_CLKBUFLR_EN 0xdc +#define QSERDES_V10_COM_CLK_ENABLE1 0xe0 +#define QSERDES_V10_COM_SYS_CLK_CTRL 0xe4 +#define QSERDES_V10_COM_SYSCLK_BUF_ENABLE 0xe8 +#define QSERDES_V10_COM_PLL_IVCO 0xf4 +#define QSERDES_V10_COM_PLL_IVCO_MODE1 0xf8 +#define QSERDES_V10_COM_CMN_IETRIM 0xfc +#define QSERDES_V10_COM_CMN_IPTRIM 0x100 +#define QSERDES_V10_COM_SYSCLK_EN_SEL 0x110 +#define QSERDES_V10_COM_RESETSM_CNTRL 0x118 +#define QSERDES_V10_COM_LOCK_CMP_EN 0x120 +#define QSERDES_V10_COM_LOCK_CMP_CFG 0x124 +#define QSERDES_V10_COM_VCO_TUNE_CTRL 0x13c +#define QSERDES_V10_COM_VCO_TUNE_MAP 0x140 +#define QSERDES_V10_COM_VCO_TUNE_INITVAL2 0x148 +#define QSERDES_V10_COM_VCO_TUNE_MAXVAL2 0x158 +#define QSERDES_V10_COM_CLK_SELECT 0x164 +#define QSERDES_V10_COM_CORE_CLK_EN 0x170 +#define QSERDES_V10_COM_CMN_CONFIG_1 0x174 +#define QSERDES_V10_COM_SVS_MODE_CLK_SEL 0x17c +#define QSERDES_V10_COM_CMN_MISC_1 0x184 +#define QSERDES_V10_COM_CMN_MODE 0x188 +#define QSERDES_V10_COM_PLL_VCO_DC_LEVEL_CTRL 0x198 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_1 0x1a4 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_2 0x1a8 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_3 0x1ac +#define QSERDES_V10_COM_ADDITIONAL_MISC 0x1b4 +#define QSERDES_V10_COM_ADDITIONAL_MISC_2 0x1b8 +#define QSERDES_V10_COM_ADDITIONAL_MISC_3 0x1bc +#define QSERDES_V10_COM_CMN_STATUS 0x2c8 +#define QSERDES_V10_COM_C_READY_STATUS 0x2f0 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h b/drivers= /phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h new file mode 100644 index 000000000000..84f1adee5ff7 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h @@ -0,0 +1,89 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ +#define QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ + +/* Only for QMP V10 PHY - QSERDES TX/RX registers */ + +/* TX registers */ +#define QSERDES_V10_TX_CLKBUF_ENABLE 0x08 +#define QSERDES_V10_TX_TX_EMP_POST1_LVL 0x0c +#define QSERDES_V10_TX_TX_DRV_LVL 0x14 +#define QSERDES_V10_TX_RESET_TSYNC_EN 0x1c +#define QSERDES_V10_TX_PRE_STALL_LDO_BOOST_EN 0x20 +#define QSERDES_V10_TX_TX_BAND 0x24 +#define QSERDES_V10_TX_INTERFACE_SELECT 0x2c +#define QSERDES_V10_TX_RES_CODE_LANE_TX 0x34 +#define QSERDES_V10_TX_RES_CODE_LANE_RX 0x38 +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX 0x3c +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX 0x40 +#define QSERDES_V10_TX_TRANSCEIVER_BIAS_EN 0x54 +#define QSERDES_V10_TX_HIGHZ_DRVR_EN 0x58 +#define QSERDES_V10_TX_TX_POL_INV 0x5c +#define QSERDES_V10_TX_PARRATE_REC_DETECT_IDLE_EN 0x60 +#define QSERDES_V10_TX_BIST_PATTERN7 0x7c +#define QSERDES_V10_TX_LANE_MODE_1 0x84 +#define QSERDES_V10_TX_LANE_MODE_2 0x88 +#define QSERDES_V10_TX_LANE_MODE_3 0x8c +#define QSERDES_V10_TX_LANE_MODE_4 0x90 +#define QSERDES_V10_TX_LANE_MODE_5 0x94 +#define QSERDES_V10_TX_RCV_DETECT_LVL_2 0xa4 +#define QSERDES_V10_TX_TRAN_DRVR_EMP_EN 0xc0 +#define QSERDES_V10_TX_TX_INTERFACE_MODE 0xc4 +#define QSERDES_V10_TX_VMODE_CTRL1 0xc8 +#define QSERDES_V10_TX_PI_QEC_CTRL 0xe4 + +/* RX registers */ +#define QSERDES_V10_RX_UCDR_FO_GAIN 0x08 +#define QSERDES_V10_RX_UCDR_SO_GAIN 0x14 +#define QSERDES_V10_RX_UCDR_FASTLOCK_FO_GAIN 0x30 +#define QSERDES_V10_RX_UCDR_SO_SATURATION_AND_ENABLE 0x34 +#define QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_LOW 0x3c +#define QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_HIGH 0x40 +#define QSERDES_V10_RX_UCDR_PI_CONTROLS 0x44 +#define QSERDES_V10_RX_UCDR_SB2_THRESH1 0x4c +#define QSERDES_V10_RX_UCDR_SB2_THRESH2 0x50 +#define QSERDES_V10_RX_UCDR_SB2_GAIN1 0x54 +#define QSERDES_V10_RX_UCDR_SB2_GAIN2 0x58 +#define QSERDES_V10_RX_AUX_DATA_TCOARSE_TFINE 0x60 +#define QSERDES_V10_RX_TX_ADAPT_POST_THRESH 0xcc +#define QSERDES_V10_RX_VGA_CAL_CNTRL1 0xd4 +#define QSERDES_V10_RX_VGA_CAL_CNTRL2 0xd8 +#define QSERDES_V10_RX_GM_CAL 0xdc +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL2 0xec +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL3 0xf0 +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL4 0xf4 +#define QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW 0xf8 +#define QSERDES_V10_RX_RX_IDAC_TSETTLE_HIGH 0xfc +#define QSERDES_V10_RX_RX_IDAC_ENABLES 0x100 +#define QSERDES_V10_RX_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET 0x104 +#define QSERDES_V10_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x110 +#define QSERDES_V10_RX_SIGDET_ENABLES 0x118 +#define QSERDES_V10_RX_SIGDET_CNTRL 0x11c +#define QSERDES_V10_RX_SIGDET_DEGLITCH_CNTRL 0x124 +#define QSERDES_V10_RX_RX_MODE_00_LOW 0x15c +#define QSERDES_V10_RX_RX_MODE_00_HIGH 0x160 +#define QSERDES_V10_RX_RX_MODE_00_HIGH2 0x164 +#define QSERDES_V10_RX_RX_MODE_00_HIGH3 0x168 +#define QSERDES_V10_RX_RX_MODE_00_HIGH4 0x16c +#define QSERDES_V10_RX_RX_MODE_01_LOW 0x170 +#define QSERDES_V10_RX_RX_MODE_01_HIGH 0x174 +#define QSERDES_V10_RX_RX_MODE_01_HIGH2 0x178 +#define QSERDES_V10_RX_RX_MODE_01_HIGH3 0x17c +#define QSERDES_V10_RX_RX_MODE_01_HIGH4 0x180 +#define QSERDES_V10_RX_RX_MODE_10_LOW 0x184 +#define QSERDES_V10_RX_RX_MODE_10_HIGH 0x188 +#define QSERDES_V10_RX_RX_MODE_10_HIGH2 0x18c +#define QSERDES_V10_RX_RX_MODE_10_HIGH3 0x190 +#define QSERDES_V10_RX_RX_MODE_10_HIGH4 0x194 +#define QSERDES_V10_RX_DFE_EN_TIMER 0x1a0 +#define QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET 0x1a4 +#define QSERDES_V10_RX_DCC_CTRL1 0x1a8 +#define QSERDES_V10_RX_VTH_CODE 0x1b0 +#define QSERDES_V10_RX_SIGDET_CAL_CTRL1 0x1e4 +#define QSERDES_V10_RX_SIGDET_CAL_TRIM 0x1f8 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index a873bdd7bffe..7af77572970e 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -39,6 +39,9 @@ #include "phy-qcom-qmp-qserdes-txrx-v8.h" #include "phy-qcom-qmp-qserdes-lalb-v8.h" =20 +#include "phy-qcom-qmp-qserdes-com-v10.h" +#include "phy-qcom-qmp-qserdes-txrx-v10.h" + #include "phy-qcom-qmp-qserdes-pll.h" =20 #include "phy-qcom-qmp-pcs-v2.h" @@ -65,6 +68,8 @@ =20 #include "phy-qcom-qmp-pcs-v8_50.h" =20 +#include "phy-qcom-qmp-pcs-v10.h" + /* QPHY_SW_RESET bit */ #define SW_RESET BIT(0) /* QPHY_POWER_DOWN_CONTROL */ --=20 2.34.1