From nobody Sat Jun 13 07:49:43 2026 Received: from mail-pl1-f179.google.com (mail-pl1-f179.google.com [209.85.214.179]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 458F2332EBA for ; Fri, 8 May 2026 17:23:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.179 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778261002; cv=none; b=ay4dRGIjgefpDdORjkia8grwiQILWoSBK9Hvcze0PpbKAUxNbfR1dB9pClhxBskhi+cPLUNOeK+4b7xjUgagS0E1eR0igoWNPs/fJyfTrzIck9xTP5jBtP3pRhUOFSroDDXAPmHRfzGcVTkkF0wkIJH8m27Qg/aNwBDAzUXVbSc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778261002; c=relaxed/simple; bh=ER0AC/Xnj+ibEkD0vpGT/fnWFxVKVDSlU3bLlFczBTE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IVgIXLqNOXqIwI6sJnQieohii/3NNp3/ra1yX9MheHIV6Z908aRJvIccWHyBQOz5xAy/s+x2mUyaa9aITJIHYf2NTNZnIuoG29iUqTMNp75vSWWs6Dl9CEB1T94Q8L527v/HV2k1rJQ6ziSNnKpMXhrOW/d0fdoweUK1E36wElc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AihoeGQc; arc=none smtp.client-ip=209.85.214.179 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AihoeGQc" Received: by mail-pl1-f179.google.com with SMTP id d9443c01a7336-2babfd18435so12200205ad.1 for ; Fri, 08 May 2026 10:23:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778261000; x=1778865800; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vAyKAjmkX6PvmXkxrw5YnaLQ/4sPrlWKfDdfdwHLY1Y=; b=AihoeGQc9YJ2rEJK9zTLH519qkSLs2xQxAjGolcqvmJDz1zBvIGuXozAPEYEwFPjBO uaExtNWD2jMTucPb5TXmcMdXo1L1fiJzJQG1cK9dIt2ra6jLGYZf9LfWAJm7TCo7JOJ3 v9mwsRI83TV0SFAHx8WzWmOqnlsBKmJrYUBT6t8d+fvQ0m33AOn/N/xBbQi06Fsp8q0t Ef2+N8c21wC8aoXZvQWeLndgghkTg9Bb8CP8o/69FC4L7lvxZc6Nz5smCLrXCuwmz7jR Rs03dd5oohTf3t/2g94nRcWDGpc4kwsLUtJlDCSSMmlWNOvdKEti7j/lsS12PtTLFcPU a1Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778261000; x=1778865800; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=vAyKAjmkX6PvmXkxrw5YnaLQ/4sPrlWKfDdfdwHLY1Y=; b=f3/+CfHKf/IiAf5iT2/vTRMlZwIHOGqFiLmmJsKGY83/v0hS4bE9xc65H1HNa7dVbz IBLVlO0dOlG/OB/1NXuojdXWCTiQ8qq10xJ/V+51aps95TrosmVCzUuR/c83/dn21agl gzlN4GW3CSYhf6Nfw5V9oGQwfkm9LRRgqVw9IQgp5DsX9N4zYld/zoqXsRPv2wqyfPyg UY9wK4a/A05sb5Vtt4mKwIZkomYN1luLvNt8Dgvl551iHGBGUT2E5fupM7v3bIkynm8u 8OcdDcCKPcRbvME3iJv+TP4DjSAXI8tbqhhJ4UigDqanseajGTW/xz7pwX2t8pQCCpVi JDIg== X-Forwarded-Encrypted: i=1; AFNElJ+jpC70ksnQuYdpD/vWFKYs3FQ0xMro3mjUPI3ZlQQQUbViO51w9Vfw13ZGHEe/GA8DGbzb5TXFqAPMNIs=@vger.kernel.org X-Gm-Message-State: AOJu0YwmTTZykOHnlZFdt0SQhbiL3/8bHj09w71RUKxWH7GCv1LNY8tP DWF4zX4ds1NXY4Pyvq5jVV+j+8WSEr5ibeapMmysaKnbuOSzfDVRTm57 X-Gm-Gg: Acq92OEHtHQQqiymms5dW09iDdGCJNXZlNlwvoYA8AQb2MzbdKtoohUPysg66MQUCmB +ipijL367KSfDZNlcXBTuRb43d++/Egi/El3cnkIZPmTiOEevg7s0f7lMVXwcLC98TMI573arN5 9K2ztkpsU+1jJ/+JlVf1pIw2oOVZQNWZkDPuVEQMxRK36ovAh5+2rCe7Y4nb2cHyL02b4aiXGsT tpmpsMAFgjxeSM90cdEf65CzVnirc6jfqm50queZ8kjFXl1ep3MiSh/i4EkoB1ECri4tVqVlsHT zorfje0Aq7BTTx+VoIuoi8lX7Kk04lXK8O+KrqZZabUEXkoIfq7qg8ucMCyAFNM81wUGPuOGsDR GLBxZlg58kOcRXJXvSy0HfXHpXk2aNv5DUAb0sMh+jehc4zrmrNriNUAhch13e4tqyJTW2+Pw71 1yLcQQdsNijD4FOZxae+kQ8oZZajYKXD4iA5phE82Uhyk8 X-Received: by 2002:a17:903:181:b0:2b0:61c2:8e83 with SMTP id d9443c01a7336-2ba79287515mr137856355ad.20.1778261000634; Fri, 08 May 2026 10:23:20 -0700 (PDT) Received: from Black-Pearl.localdomain ([60.243.224.75]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2baf1e35487sm24907985ad.46.2026.05.08.10.23.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 10:23:20 -0700 (PDT) From: Charan Pedumuru Date: Fri, 08 May 2026 17:23:06 +0000 Subject: [PATCH v3 1/2] arm: dts: st: align node patterns with established convention Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-st-mmc-v3-1-81c329ed28e8@gmail.com> References: <20260508-st-mmc-v3-0-81c329ed28e8@gmail.com> In-Reply-To: <20260508-st-mmc-v3-0-81c329ed28e8@gmail.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , Patrice Chotard Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Charan Pedumuru X-Mailer: b4 0.15.2 Update ST MMC DTS node patterns to match established convention. Signed-off-by: Charan Pedumuru --- arch/arm/boot/dts/st/stih407-family.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/st/stih407-family.dtsi b/arch/arm/boot/dts/s= t/stih407-family.dtsi index 3e6a0542e3ae..08acba209c56 100644 --- a/arch/arm/boot/dts/st/stih407-family.dtsi +++ b/arch/arm/boot/dts/st/stih407-family.dtsi @@ -596,7 +596,7 @@ spi@9542000 { status =3D "disabled"; }; =20 - mmc0: sdhci@9060000 { + mmc0: mmc@9060000 { compatible =3D "st,sdhci-stih407", "st,sdhci"; status =3D "disabled"; reg =3D <0x09060000 0x7ff>, <0x9061008 0x20>; @@ -611,7 +611,7 @@ mmc0: sdhci@9060000 { bus-width =3D <8>; }; =20 - mmc1: sdhci@9080000 { + mmc1: mmc@9080000 { compatible =3D "st,sdhci-stih407", "st,sdhci"; status =3D "disabled"; reg =3D <0x09080000 0x7ff>; --=20 2.54.0 From nobody Sat Jun 13 07:49:43 2026 Received: from mail-pl1-f182.google.com (mail-pl1-f182.google.com [209.85.214.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 85B943EC2EB for ; Fri, 8 May 2026 17:23:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778261010; cv=none; b=jM61uwBLi9Ba+znR03xAP01TJDV83auSTM9i3SCABLxt1v870D5syr2GaJ3E87Xhb5tcY9jk6xfxfF/1JXoNnY1CxI7VTgegkKl2zepDHjHUNC0uukxKVNN4URtGd5+u/RyRfeRV8KVyakHZVD6zjQIqyQ+iVDBMDInFPl7PhQw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778261010; c=relaxed/simple; bh=/N9shEYpuzBmz3d2S1zCxWvYnr9A/2N8v8wLaRysY8I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QdvGEHDsyCqpFdJJ5n6rIB+Z5ZAnrZvhna0Mib2gRZN8lodA8vJZ9i+sn4S5dkJPPnAt+gDFpD7X0fh6kizlelKfRuxJlFST8jzf8hV9ACa7JF+THRWxlG4xtyQizvzuIBjbITwLiylleimFGBGHV/46E+3ssAszNLanYytqfIw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hBIfmC3N; arc=none smtp.client-ip=209.85.214.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hBIfmC3N" Received: by mail-pl1-f182.google.com with SMTP id d9443c01a7336-2b4650d5f5cso8989205ad.0 for ; Fri, 08 May 2026 10:23:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778261005; x=1778865805; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=uFMAJRct5+Ew9bo4NrSDVyJ5C+wmVXcn6c9x8tk7NTk=; b=hBIfmC3N3GqMnKrKapnFDD3xP71jfHJCzcmz/6uz0fFwzDQOffeNRl6oBdAhjkN+Pm swezXw9XXsu6y8urYHK9oOtMag71+0nsgevLECp+L67TEBO8sp+XXdAR70756mzXWn+p PPa/kfzJN2u5MLU7sqgCTubLUENhFNfWy3S4e4zSxtc3roDAJno7QNvMsO9JtCpJcPmY r6ywjOAHwM2dAYu3qIv66BeYdNVIHuKvTJCDIpMMpJYuZxOnWzhWNx/NVNMyNwd4RWmP N3pnCB6o+Nh2MX76FkVbEfM+nQHu+YHY67okx2aj9gCxSs79A76dLBYeOG1V2J+6WOwI C/vw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778261005; x=1778865805; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=uFMAJRct5+Ew9bo4NrSDVyJ5C+wmVXcn6c9x8tk7NTk=; b=ZkvtfQBocz4jzNlC6ayoXTl3UfV3feygLS4HqfaZGnifaLw6WSVTte/erD/hkfL42p RgqLfrd6/4nEuomcwiaH6Kq0fLgE4Xg7fzKTS/aUiI/bBoj9s6ZAudQGoDZ+qve2Cn6C Pl8yNe4Wllg2GR8j5ZapCAUzAVoKboRvfzNuWtOB/kRkcGcjRt6zQ713vVazRIwfg6hh U0uqPHRLNuLoBueh9kiLzL37y9nKwch9x0XNrainyuGe+3uaSU7BttqYssxRFXPwDRx4 n7edsKXBLafBbsoi7dIYOE1KpRcrbonAe2JY0Qjj+rLay+8+DOa+bA+plVJcuD4qH5B2 1Vaw== X-Forwarded-Encrypted: i=1; AFNElJ+TSvXctFyuMCLI5a40j/1Le6UnATQqIJCTSOduijEqT14wZ2czEGy3LacBxIlmdJhB0NcqsObywyreVs0=@vger.kernel.org X-Gm-Message-State: AOJu0YwZf8lCnLuHBYj92LaXfKi9UMSl+iaW8Anjcv3+Rc4IY+NswNU9 mqtENh5yIK0ah2ZnxAojP5nI+a4g4uMG8wZQb6GIe9i3Bzx+z2S7GkkB X-Gm-Gg: Acq92OExcoZjrvTjl4XXvq3w5qlKNGy7Pcvja2bQap+PEVFF++naadwsDixbQjIFBxQ 0AcpEspmh0fcC/iiVFbWQzZkR/ltQN5WXXO5IkG20q+RZiSoOeNI6Scu+gsJEic53F5TzjrrO/X ku7C878bvsbDsbgyOuwwkfMgaLy1HNRDUGbPO6uJFMrTtokwSbU352Md975n8pBA0prn+1dPoFS gu85DVgHcsJDRRFNPbh6uwqjH0jxK/gMd1K+lPzB60AfJ/Vu/aq2bt7qESCYfpgWNPRa+JwHbE7 K4JcPiipZ+dutSTfxMYKsZT5Lt4PgXuBrJje8OiQjuQW+7NWlS+1l2AG/0bfcGgT38KClX7qQBQ QlVwF1wppN+eLMYUbPHzw1/AK7gR+rO7JNjuSsRtonFItbwmOhLcxNaqrtWX4m8deabUtZ6iF+a 3KLHTE5FXQa2D4nTQJNJUkX8aKdsjY7H97AwmF0XTHYmuL X-Received: by 2002:a17:903:1ab0:b0:2b2:4ffc:a7c4 with SMTP id d9443c01a7336-2ba798c0a22mr119825725ad.24.1778261004803; Fri, 08 May 2026 10:23:24 -0700 (PDT) Received: from Black-Pearl.localdomain ([60.243.224.75]) by smtp.googlemail.com with ESMTPSA id d9443c01a7336-2baf1e35487sm24907985ad.46.2026.05.08.10.23.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 10:23:24 -0700 (PDT) From: Charan Pedumuru Date: Fri, 08 May 2026 17:23:07 +0000 Subject: [PATCH v3 2/2] dt-bindings: mmc: st,sdhci: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-st-mmc-v3-2-81c329ed28e8@gmail.com> References: <20260508-st-mmc-v3-0-81c329ed28e8@gmail.com> In-Reply-To: <20260508-st-mmc-v3-0-81c329ed28e8@gmail.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , Patrice Chotard Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Charan Pedumuru X-Mailer: b4 0.15.2 Convert STMicroelectronics sdhci-st MMC/SD controller binding to DT schema. Changes during conversion: - In the legacy text binding, 'icn' was optional. Keep the clock list flexible to preserve compatibility, although all existing in-tree DTS files already provide both clocks. - Document the optional "top-mmc-delay" register region and corresponding reg-name in the YAML binding, as existing in-tree DTS files already use both "mmc" and "top-mmc-delay" entries. Signed-off-by: Charan Pedumuru --- Documentation/devicetree/bindings/mmc/sdhci-st.txt | 110 -----------------= ---- .../devicetree/bindings/mmc/st,sdhci.yaml | 91 +++++++++++++++++ 2 files changed, 91 insertions(+), 110 deletions(-) diff --git a/Documentation/devicetree/bindings/mmc/sdhci-st.txt b/Documenta= tion/devicetree/bindings/mmc/sdhci-st.txt deleted file mode 100644 index ccf82b4ee838..000000000000 --- a/Documentation/devicetree/bindings/mmc/sdhci-st.txt +++ /dev/null @@ -1,110 +0,0 @@ -* STMicroelectronics sdhci-st MMC/SD controller - -This file documents the differences between the core properties in -Documentation/devicetree/bindings/mmc/mmc.txt and the properties -used by the sdhci-st driver. - -Required properties: -- compatible: Must be "st,sdhci" and it can be compatible to "st,sdhci-st= ih407" - to set the internal glue logic used for configuring the MMC - subsystem (mmcss) inside the FlashSS (available in STiH407 SoC - family). - -- clock-names: Should be "mmc" and "icn". (NB: The latter is not compuls= ory) - See: Documentation/devicetree/bindings/resource-names.txt -- clocks: Phandle to the clock. - See: Documentation/devicetree/bindings/clock/clock-bindings.txt - -- interrupts: One mmc interrupt should be described here. -- interrupt-names: Should be "mmcirq". - -- pinctrl-names: A pinctrl state names "default" must be defined. -- pinctrl-0: Phandle referencing pin configuration of the sd/emmc control= ler. - See: Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt - -- reg: This must provide the host controller base address and it can also - contain the FlashSS Top register for TX/RX delay used by the driver - to configure DLL inside the flashSS, if so reg-names must also be - specified. - -Optional properties: -- reg-names: Should be "mmc" and "top-mmc-delay". "top-mmc-delay" is opti= onal - for eMMC on stih407 family silicon to configure DLL inside FlashSS. - -- non-removable: Non-removable slot. Also used for configuring mmcss in ST= iH407 SoC - family. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- bus-width: Number of data lines. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- max-frequency: Can be 200MHz, 100MHz or 50MHz (default) and used for - configuring the CCONFIG3 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- resets: Phandle and reset specifier pair to softreset line of HC IP. - See: Documentation/devicetree/bindings/reset/reset.txt - -- vqmmc-supply: Phandle to the regulator dt node, mentioned as the vcc/vdd - supply in eMMC/SD specs. - -- sd-uhs-sdr50: To enable the SDR50 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- sd-uhs-sdr104: To enable the SDR104 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- sd-uhs-ddr50: To enable the DDR50 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -Example: - -/* Example stih416e eMMC configuration */ - -mmc0: sdhci@fe81e000 { - compatible =3D "st,sdhci"; - reg =3D <0xfe81e000 0x1000>; - interrupts =3D ; - interrupt-names =3D "mmcirq"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_mmc0>; - clock-names =3D "mmc"; - clocks =3D <&clk_s_a1_ls 1>; - bus-width =3D <8> - -/* Example SD stih407 family configuration */ - -mmc1: sdhci@9080000 { - compatible =3D "st,sdhci-stih407", "st,sdhci"; - reg =3D <0x09080000 0x7ff>; - reg-names =3D "mmc"; - interrupts =3D ; - interrupt-names =3D "mmcirq"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_sd1>; - clock-names =3D "mmc"; - clocks =3D <&clk_s_c0_flexgen CLK_MMC_1>; - resets =3D <&softreset STIH407_MMC1_SOFTRESET>; - bus-width =3D <4>; -}; - -/* Example eMMC stih407 family configuration */ - -mmc0: sdhci@9060000 { - compatible =3D "st,sdhci-stih407", "st,sdhci"; - reg =3D <0x09060000 0x7ff>, <0x9061008 0x20>; - reg-names =3D "mmc", "top-mmc-delay"; - interrupts =3D ; - interrupt-names =3D "mmcirq"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_mmc0>; - clock-names =3D "mmc"; - clocks =3D <&clk_s_c0_flexgen CLK_MMC_0>; - vqmmc-supply =3D <&vmmc_reg>; - max-frequency =3D <200000000>; - bus-width =3D <8>; - non-removable; - sd-uhs-sdr50; - sd-uhs-sdr104; - sd-uhs-ddr50; -}; diff --git a/Documentation/devicetree/bindings/mmc/st,sdhci.yaml b/Document= ation/devicetree/bindings/mmc/st,sdhci.yaml new file mode 100644 index 000000000000..10e0e1ee6d5c --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/st,sdhci.yaml @@ -0,0 +1,91 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mmc/st,sdhci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics SDHCI-ST MMC/SD Controller + +description: + The STMicroelectronics SDHCI-ST MMC/SD host controller, which is + compliant with the SD Host Controller Interface (SDHCI) specification and + is used to interface with MMC, SD and SDIO cards. The ST SDHCI controller + extends the standard SDHCI capabilities with platform-specific + configurations such as additional register regions,clock inputs, and del= ay + control mechanisms required for signal timing adjustments which are + necessary to support high-speed modes and ensure reliable data transfer + across different ST SoCs. + +allOf: + - $ref: mmc-controller.yaml# + +maintainers: + - Peter Griffin + +properties: + compatible: + oneOf: + - const: st,sdhci + - items: + - const: st,sdhci-stih407 + - const: st,sdhci + + reg: + minItems: 1 + items: + - description: MMC controller registers + - description: MMC delay/auxiliary registers + + reg-names: + items: + - const: mmc + - const: top-mmc-delay + + clocks: + minItems: 1 + items: + - description: Clock for the MMC controller + - description: Interconnect (ICN) clock + + clock-names: + items: + - const: mmc + - const: icn + + interrupts: + maxItems: 1 + + interrupt-names: + const: mmcirq + + resets: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - interrupts + - interrupt-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + mmc@9060000 { + compatible =3D "st,sdhci-stih407", "st,sdhci"; + reg =3D <0x09060000 0x7ff>, <0x9061008 0x20>; + reg-names =3D "mmc", "top-mmc-delay"; + interrupts =3D ; + interrupt-names =3D "mmcirq"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_mmc0>; + clock-names =3D "mmc", "icn"; + clocks =3D <&clk_s_c0_flexgen CLK_MMC_0>, + <&clk_s_c0_flexgen CLK_RX_ICN_HVA>; + bus-width =3D <8>; + }; +... --=20 2.54.0