From nobody Sat Jun 13 10:15:28 2026 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BB4CC327BFB; Fri, 8 May 2026 04:10:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778213415; cv=none; b=LcNfkBsNZWCN5Io+lcqazPQOQ8+btBwkda6OQ4wXYe3SbfTwNec0alJMQOex/9Z6bTfo1dVTfPsMecnIKv0vNZIdse6rl0XvQK5a115z3ax24onlITiIS0T2PgYziwpAY84nRksGGyywiE4WjatJNePYo20CEnUmXdxtzVSjI4o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778213415; c=relaxed/simple; bh=UlhgypxQWSJ6BAtj1Y1KqwRX8sSw2KVSWpKmviQSTLE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=GpPngxs4UPkFhAGJ3aJ13EmPE8jZcvQHjK+L17jwfltg1D7/jyazb2mCz06ZkBYTdhsT/8+u0+4oc9HUGUnrZKWjF9+dWDuRg5VJGQWe8Nd7dEdUBaWnn7RglfxzxW2ou/1nj/dbwk67xHv50MnfKLXFkzs44+2iBEwXA7XJl+I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=oQlLOVzY; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="oQlLOVzY" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6483vatS2003066; Fri, 8 May 2026 00:10:09 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=TNv1h Hto5vKpMwFbNRzH4UiYNtALB/0CLdD1n21DEAg=; b=oQlLOVzYjU+Q3GGxDBNyo kZOjeB9qYIEmVX2ZYr7ES1/VhZniI75UtwsSxvTqMPJsFGP3a6ZZUkLS2JWMoVFE S8vE1SgCyolHgqgYSszYhBSL5H5WXh0HsqBMyKr2LSP+zkz4SQ78UeUk4FozSD23 3xsfWAs4D2KQfi5M6yY4PyYctw8b3iM6krwDsOOXIs/ww26WprywIMlS9mQIOL/Q VE8nGL+zUJEGsNGlwFmckdrj3CNKAqfHZuID2hNIrNY9sH/mZlRXn/GcUQniT+tk wFmU0dk0s+yAVfEyy2pEiHWaDp/K1TWdFDJygPRNuSDfRaO0gpqi+goR3P2a7Ato w== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 4dyv3ra85j-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 08 May 2026 00:10:08 -0400 (EDT) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 6484A7NR039209 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 8 May 2026 00:10:07 -0400 Received: from ASHBCASHYB5.ad.analog.com (10.64.17.133) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Fri, 8 May 2026 00:10:07 -0400 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB5.ad.analog.com (10.64.17.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Fri, 8 May 2026 00:10:07 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.1748.37 via Frontend Transport; Fri, 8 May 2026 00:10:07 -0400 Received: from HYB-7P5GeKnsiiX.ad.analog.com (HYB-7P5GeKnsiiX.ad.analog.com [10.118.4.71]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 64849pqp001480; Fri, 8 May 2026 00:10:00 -0400 From: Edelweise Escala Date: Fri, 8 May 2026 12:09:49 +0800 Subject: [PATCH v7 1/2] dt-bindings: leds: Add LTC3220 18 channel LED Driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260508-ltc3220-driver-v7-1-0f092ba54f23@analog.com> References: <20260508-ltc3220-driver-v7-0-0f092ba54f23@analog.com> In-Reply-To: <20260508-ltc3220-driver-v7-0-0f092ba54f23@analog.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Edelweise Escala , Conor Dooley X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778213392; l=4537; i=edelweise.escala@analog.com; s=20260106; h=from:subject:message-id; bh=UlhgypxQWSJ6BAtj1Y1KqwRX8sSw2KVSWpKmviQSTLE=; b=sakb1uXwwMSwWEHlWqMcGMIqr1wcuZQg2EdLzSbzPtISUfxHOmzGZoN2evTwqmh8Y6bC4sZ7T QD9zOfmV/lZC8AfrojEuZ/PviDREetesNIj2sIUkawDAMMvVQy8zQ37 X-Developer-Key: i=edelweise.escala@analog.com; a=ed25519; pk=lf5HLFe8ZeQjXZgkBkFMK+u9qH5/tqZhCIushTKduNQ= X-ADIRuleOP-NewSCL: Rule Triggered X-Authority-Analysis: v=2.4 cv=O7UJeh9W c=1 sm=1 tr=0 ts=69fd6220 cx=c_pps a=3WNzaoukacrqR9RwcOSAdA==:117 a=3WNzaoukacrqR9RwcOSAdA==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=VkNPw1HP01LnGYTKEx00:22 a=0sLvza09kfJOxVLZPwjg:22 a=uXIjobp8t2wMuQ0fPvqm:22 a=gEfo2CItAAAA:8 a=gAnH3GRIAAAA:8 a=XYAwZIGsAAAA:8 a=VwQbUJbxAAAA:8 a=_3ORjGfkLmd6W5nxMtsA:9 a=QEXdDO2ut3YA:10 a=sptkURWiP4Gy88Gu7hUp:22 a=E8ToXWR_bxluHZ7gmE-Z:22 X-Proofpoint-GUID: zGvXB4KkYnhhQQhssFfJPvrRnSVw7rsC X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDAzNiBTYWx0ZWRfX1j5FrfprMoAv EsGQNfcbQUMzikMXW87eqQpwMOCHTUXygb9be0gIco1B/gJ4x4ah70gKk6bDXOrdHysr0Wtuo+G N9Z4ATCxQq44Ex0AFAtGBqhD+qthkM05199KDWX2d0OeQWOgYcs0/glDY40GXdx4u7bkIoX2In2 IV8Cv4ZOK47z6WiaT1S5NJCV22PNyWg9R7ZE0fU3T+BOSmLdvdQqwxGeUVzPFzTNYv38qnQFRS/ bMinptgeH0Gdu0Jr5/fwJk0qxAjtFoM/KQqMEqGTaTWPAp1/SS6gkUmMIsmQLqlhgBXi1aTeFjo HSZib9AC3S/4SnxWyRPR3MVzq+5k/Degw/mg1WP9Y2AdCtIIDPSREoUKUmQI7UW65UuBTf4FLZ5 EtKWeMFg6ZanNxRhT/I8GadGp01DShWe0MmV4wlXcC6zb4NCM3pBoiL3S8UPikUNkIl8ILT/vKk XulDQQiK0uxugZwOESg== X-Proofpoint-ORIG-GUID: zGvXB4KkYnhhQQhssFfJPvrRnSVw7rsC X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 adultscore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 suspectscore=0 clxscore=1015 malwarescore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080036 LTC3220 is a multi-display LED driver with I2C interface. The LTC3220 provides individual brightness control (64-step), blinking, and gradation features for up to 18 LED outputs. Reviewed-by: Conor Dooley Signed-off-by: Edelweise Escala --- .../devicetree/bindings/leds/adi,ltc3220.yaml | 120 +++++++++++++++++= ++++ MAINTAINERS | 7 ++ 2 files changed, 127 insertions(+) diff --git a/Documentation/devicetree/bindings/leds/adi,ltc3220.yaml b/Docu= mentation/devicetree/bindings/leds/adi,ltc3220.yaml new file mode 100644 index 000000000000..62f760d517aa --- /dev/null +++ b/Documentation/devicetree/bindings/leds/adi,ltc3220.yaml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/leds/adi,ltc3220.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Analog Devices LTC3220 LED Driver + +maintainers: + - Edelweise Escala + +description: + The LTC3220 is a multi-display LED driver, which contains a high-efficie= ncy, + low-noise charge pump to provide power to up to 18 LED current sources. + The LEDs are individually configurable to 64-step linear brightness cont= rol, + blinking and gradation control via 2-wire I2C interface. + + For more product information please see the link below + https://www.analog.com/en/products/ltc3220.html + +properties: + compatible: + const: adi,ltc3220 + + reg: + maxItems: 1 + + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + reset-gpios: + maxItems: 1 + +patternProperties: + '^led@([1-9]|1[0-8])$': + type: object + $ref: /schemas/leds/common.yaml# + unevaluatedProperties: false + properties: + reg: + description: + Output channel for the LED (1-18 maps to LED outputs D1-D18). + For aggregated LED control, define only one LED node with reg = =3D <1> + and use led-sources to list all controlled outputs. Only reg 1 s= hould + be present when using led-sources. + minimum: 1 + maximum: 18 + + required: + - reg + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + // Independent LEDs + #include + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led-controller@1c { + compatible =3D "adi,ltc3220"; + reg =3D <0x1c>; + #address-cells =3D <1>; + #size-cells =3D <0>; + reset-gpios =3D <&gpio 17 GPIO_ACTIVE_LOW>; + + led@1 { + reg =3D <1>; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <1>; + }; + + led@2 { + reg =3D <2>; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <2>; + }; + + led@3 { + reg =3D <3>; + function =3D LED_FUNCTION_INDICATOR; + function-enumerator =3D <3>; + }; + }; + }; + + - | + // Aggregated LED + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + led-controller@1c { + compatible =3D "adi,ltc3220"; + reg =3D <0x1c>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + led@1 { + reg =3D <1>; + led-sources =3D <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17= 18>; + function =3D LED_FUNCTION_BACKLIGHT; + }; + }; + }; + +... diff --git a/MAINTAINERS b/MAINTAINERS index 327d74ca7ecb..5c10cc3e3022 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -14955,6 +14955,13 @@ W: https://ez.analog.com/linux-software-drivers F: Documentation/devicetree/bindings/iio/temperature/adi,ltc2983.yaml F: drivers/iio/temperature/ltc2983.c =20 +LTC3220 LED DRIVER +M: Edelweise Escala +L: linux-leds@vger.kernel.org +S: Maintained +W: https://ez.analog.com/linux-software-drivers +F: Documentation/devicetree/bindings/leds/adi,ltc3220.yaml + LTC4282 HARDWARE MONITOR DRIVER M: Nuno Sa L: linux-hwmon@vger.kernel.org --=20 2.43.0 From nobody Sat Jun 13 10:15:28 2026 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F0053317152; Fri, 8 May 2026 04:10:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778213418; cv=none; b=aezzLrxAzaMIsthtvytyEQa9s9sRPIuhozVzc8HymuhW2YDTGjK8UnvAQazyGCpSRx/xEIsL34RohKgz9p0ByaUZGo97hNyhCVNh67/y0r7kN32hhANspTQH2aoTfSwGJCGJf7d/IlQ+AmNbvUF6Xh46tFFcyhwyf+ml1aYyOYI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778213418; c=relaxed/simple; bh=2hDeRdJE9kHlkkpAVF+JWFdPKjcSQSyMiJXMPoyPYDE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=re28uK6Eodb6t9uTq+R32/eeYorPQjAkC0T8QwxGL+6UN31BLCWtyTtSVYdz2fXG/BjP5PYrKlWHBHUaqonz9uc143qv6ytIh1pzNR6UJup4GOtdGuBt+EYI3+0I0pHFmDHr9JfZwtq6K5r53kSgkpang4wxQ1+itMdHGVJQJPs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=HTRiZywM; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="HTRiZywM" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 6482bJEf2003558; Fri, 8 May 2026 00:10:14 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=4XSwg Xi7TO/oBhsSKnhi5Z6JAB607i69ltVRoc8WqWY=; b=HTRiZywMdcmgh8/gxdVHI ++/waea9crWlYKbszPaS6ML6t5E5ZnZCs1sJOHEXnVNuvyWH0qIO+ucAoDXTeAY0 2qYEDV7BOyHuPohHSek1iA2fa23Zw47C3Gb+a2UsukNftQhlB1QPt00GAYWB/K3I mfPaSKWPzbf+QRTcXDi7tY4ue7LDproFGqZA2hhrsZoN/4F4p7vYYM4II5m0NUV4 XoLiqk3+CEyV9wLvN5o4cyCP49bVCXpKAYN9KVmfsXTTmzdeLIdT9GGafiDVot2P YiZSrY976o77FO4XW38mELg7580cni2lwnuSKYy84cjzMSNvULM+XBp2lj18ozky w== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 4dyv3ra85t-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 08 May 2026 00:10:13 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 6484AC6R039230 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 8 May 2026 00:10:12 -0400 Received: from ASHBCASHYB4.ad.analog.com (10.64.17.132) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Fri, 8 May 2026 00:10:12 -0400 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB4.ad.analog.com (10.64.17.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Fri, 8 May 2026 00:10:12 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.1748.37 via Frontend Transport; Fri, 8 May 2026 00:10:12 -0400 Received: from HYB-7P5GeKnsiiX.ad.analog.com (HYB-7P5GeKnsiiX.ad.analog.com [10.118.4.71]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 64849pqq001480; Fri, 8 May 2026 00:10:03 -0400 From: Edelweise Escala Date: Fri, 8 May 2026 12:09:50 +0800 Subject: [PATCH v7 2/2] leds: ltc3220: Add Support for LTC3220 18 channel LED Driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20260508-ltc3220-driver-v7-2-0f092ba54f23@analog.com> References: <20260508-ltc3220-driver-v7-0-0f092ba54f23@analog.com> In-Reply-To: <20260508-ltc3220-driver-v7-0-0f092ba54f23@analog.com> To: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Edelweise Escala X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778213392; l=15957; i=edelweise.escala@analog.com; s=20260106; h=from:subject:message-id; bh=2hDeRdJE9kHlkkpAVF+JWFdPKjcSQSyMiJXMPoyPYDE=; b=3o/JYea+w9pk09O7OK1yK6u5s1+9XoCDcNPC4U1TdzTT+wHEtgSGmcoQMSnE7hBUuJGKZwUDz Ybx8I82XTxYDdsIm832Q/AVJ5Y3j6UnYFl3oP2IFvadHabKH/l0vzfL X-Developer-Key: i=edelweise.escala@analog.com; a=ed25519; pk=lf5HLFe8ZeQjXZgkBkFMK+u9qH5/tqZhCIushTKduNQ= X-ADIRuleOP-NewSCL: Rule Triggered X-Authority-Analysis: v=2.4 cv=O7UJeh9W c=1 sm=1 tr=0 ts=69fd6226 cx=c_pps a=3WNzaoukacrqR9RwcOSAdA==:117 a=3WNzaoukacrqR9RwcOSAdA==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=VkNPw1HP01LnGYTKEx00:22 a=0sLvza09kfJOxVLZPwjg:22 a=uXIjobp8t2wMuQ0fPvqm:22 a=gAnH3GRIAAAA:8 a=VwQbUJbxAAAA:8 a=hYaNXiyfE8bdEU5phHsA:9 a=QEXdDO2ut3YA:10 X-Proofpoint-GUID: Y1cl9vCEGcYWu1JBSP-HQitSd8FZ4PVe X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDAzNiBTYWx0ZWRfX4t9hC7gPDhnR 3oKLJrAKcUeDkVXecjRR0bom6jIgInccF8k2rjSkHRMCvtWxnezE+tJe23HcA9osjs8WCRYJZuQ 0MoZNpB9WiCcY6NY/dLdtI1JkbC104SDuK1BGLyyNdh2Gbd9y4uMQ5xb4tXHW76u+1N81n1IEy0 +tPvZ/DdRE/sGGEkQZecZX/EIgps3Mg4zCk2E2AdjdT5/GA1hyRdjiigOmBgzd6nYj8zTYjzaqB Gsp21dGOp6s2KekXBgR5zL1AODSZBNiyvTy7F74JxZJcOe5K/gYqn9ENlNHNCjtCUs8ppPn1L6f kJbEA9KmGlY32fvoFfOUz0YlCCZpFWG153Fyuym/OFnDPFUQl24SbVN2FWI9fmHBRrJxHYTqr0B zurNPm9D52zLpJaozpmWdCtvHgceoNjoh7ceLV84MZ/CjmlnJGl2eftud18S+rldjQoDQdu8nk+ 5MWj5JfAVVTnrY+mFFQ== X-Proofpoint-ORIG-GUID: Y1cl9vCEGcYWu1JBSP-HQitSd8FZ4PVe X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-06_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 adultscore=0 spamscore=0 lowpriorityscore=0 priorityscore=1501 suspectscore=0 clxscore=1015 malwarescore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080036 Add driver for the LTC3220 18-channel LED driver with I2C interface, individual brightness control, and hardware-assisted blink/gradation features. Signed-off-by: Edelweise Escala --- MAINTAINERS | 1 + drivers/leds/Kconfig | 12 ++ drivers/leds/Makefile | 1 + drivers/leds/leds-ltc3220.c | 413 ++++++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 427 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 5c10cc3e3022..7467537938bf 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -14961,6 +14961,7 @@ L: linux-leds@vger.kernel.org S: Maintained W: https://ez.analog.com/linux-software-drivers F: Documentation/devicetree/bindings/leds/adi,ltc3220.yaml +F: drivers/leds/leds-ltc3220.c =20 LTC4282 HARDWARE MONITOR DRIVER M: Nuno Sa diff --git a/drivers/leds/Kconfig b/drivers/leds/Kconfig index 597d7a79c988..f00cdc11c978 100644 --- a/drivers/leds/Kconfig +++ b/drivers/leds/Kconfig @@ -1001,6 +1001,18 @@ config LEDS_ST1202 Say Y to enable support for LEDs connected to LED1202 LED driver chips accessed via the I2C bus. =20 +config LEDS_LTC3220 + tristate "LED Driver for Analog Devices Inc. LTC3220" + depends on I2C && LEDS_CLASS + help + Say Y to enable support for the Analog Devices LTC3220 + 18-channel LED controller with I2C interface. + The driver supports individual LED brightness control (64 steps), + hardware-assisted blinking and gradation effects. + + To compile this driver as a module, choose M here: the module will + be called leds-ltc3220. + config LEDS_TPS6105X tristate "LED support for TI TPS6105X" depends on LEDS_CLASS diff --git a/drivers/leds/Makefile b/drivers/leds/Makefile index 8fdb45d5b439..5301568d9e00 100644 --- a/drivers/leds/Makefile +++ b/drivers/leds/Makefile @@ -61,6 +61,7 @@ obj-$(CONFIG_LEDS_LP8788) +=3D leds-lp8788.o obj-$(CONFIG_LEDS_LP8860) +=3D leds-lp8860.o obj-$(CONFIG_LEDS_LP8864) +=3D leds-lp8864.o obj-$(CONFIG_LEDS_LT3593) +=3D leds-lt3593.o +obj-$(CONFIG_LEDS_LTC3220) +=3D leds-ltc3220.o obj-$(CONFIG_LEDS_MAX5970) +=3D leds-max5970.o obj-$(CONFIG_LEDS_MAX77650) +=3D leds-max77650.o obj-$(CONFIG_LEDS_MAX77705) +=3D leds-max77705.o diff --git a/drivers/leds/leds-ltc3220.c b/drivers/leds/leds-ltc3220.c new file mode 100644 index 000000000000..dfa54d824cb7 --- /dev/null +++ b/drivers/leds/leds-ltc3220.c @@ -0,0 +1,413 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * LTC3220 18-Channel LED Driver + * + * Copyright 2026 Analog Devices Inc. + * + * Author: Edelweise Escala + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* LTC3220 Registers */ +#define LTC3220_COMMAND_REG 0x00 +#define LTC3220_QUICK_WRITE_MASK BIT(0) +#define LTC3220_SHUTDOWN_MASK BIT(3) + +#define LTC3220_ULED_REG(x) (0x01 + (x)) +#define LTC3220_LED_CURRENT_MASK GENMASK(5, 0) +#define LTC3220_LED_MODE_MASK GENMASK(7, 6) + +#define LTC3220_GRAD_BLINK_REG 0x13 +#define LTC3220_GRADATION_MASK GENMASK(2, 0) +#define LTC3220_GRADATION_DIRECTION_MASK BIT(0) +#define LTC3220_GRADATION_PERIOD_MASK GENMASK(2, 1) +#define LTC3220_BLINK_MASK GENMASK(4, 3) + +#define LTC3220_NUM_LEDS 18 + +#define LTC3220_GRADATION_START_VALUE 128 +#define LTC3220_GRADATION_RAMP_TIME_240MS 240 +#define LTC3220_GRADATION_RAMP_TIME_480MS 480 + +#define LTC3220_BLINK_ON_156MS 156 +#define LTC3220_BLINK_ON_625MS 625 +#define LTC3220_BLINK_PERIOD_1250MS 1250 +#define LTC3220_BLINK_PERIOD_2500MS 2500 + +#define LTC3220_BLINK_SHORT_ON_TIME BIT(0) +#define LTC3220_BLINK_LONG_PERIOD BIT(1) + +enum ltc3220_blink_mode { + LTC3220_BLINK_MODE_625MS_1250MS, + LTC3220_BLINK_MODE_156MS_1250MS, + LTC3220_BLINK_MODE_625MS_2500MS, + LTC3220_BLINK_MODE_156MS_2500MS +}; + +enum ltc3220_gradation_mode { + LTC3220_GRADATION_MODE_DISABLED, + LTC3220_GRADATION_MODE_240MS_RAMP_TIME, + LTC3220_GRADATION_MODE_480MS_RAMP_TIME, + LTC3220_GRADATION_MODE_960MS_RAMP_TIME +}; + +static bool ltc3220_volatile_reg(struct device *dev, unsigned int reg) +{ + return reg =3D=3D LTC3220_GRAD_BLINK_REG; +} + +static const struct regmap_config ltc3220_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D LTC3220_GRAD_BLINK_REG, + .cache_type =3D REGCACHE_FLAT, + .volatile_reg =3D ltc3220_volatile_reg, +}; + +struct ltc3220_uled_cfg { + struct led_classdev led_cdev; + u8 reg_value; + u8 led_index; +}; + +struct ltc3220 { + struct ltc3220_uled_cfg uled_cfg[LTC3220_NUM_LEDS]; + struct regmap *regmap; + bool is_aggregated; +}; + +/* + * Set LED brightness and mode. + * The brightness value determines both the LED current and operating mode: + * 0-63: Normal mode - LED current from 0-63 (off to full brightness) + * 64-127: Blink mode - LED blinks with current level (brightness - 64) + * 128-191: Gradation mode - LED gradually changes brightness (brightness = - 128) + * 192-255: GPO mode - LED operates as general purpose output (brightness = - 192) + */ +static int ltc3220_set_led_data(struct led_classdev *led_cdev, + enum led_brightness brightness) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + int ret; + + ret =3D regmap_write(ltc3220->regmap, LTC3220_ULED_REG(uled_cfg->led_inde= x), + brightness); + if (ret) + return ret; + + uled_cfg->reg_value =3D brightness; + + /* + * When aggregated LED mode is enabled, writing to LED 1 updates all + * LEDs simultaneously via quick-write mode. Update cached values for + * all LEDs to reflect the synchronized state. + * See Documentation/devicetree/bindings/leds/adi,ltc3220.yaml for how + * to configure aggregated LED mode. + */ + if (ltc3220->is_aggregated && uled_cfg->led_index =3D=3D 0) { + for (int i =3D 0; i < LTC3220_NUM_LEDS; i++) + ltc3220->uled_cfg[i].reg_value =3D brightness; + } + + return 0; +} + +static enum led_brightness ltc3220_get_led_data(struct led_classdev *led_c= dev) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + + return uled_cfg->reg_value; +} + +/* + * LTC3220 pattern support for hardware-assisted breathing/gradation. + * The hardware supports 3 gradation ramp time 240ms, 480ms, 960ms) + * and can ramp up or down. + * + * Pattern array interpretation: + * pattern[0].brightness =3D start brightness (0-63) + * pattern[0].delta_t =3D ramp time in milliseconds + * pattern[1].brightness =3D end brightness (0-63) + * pattern[1].delta_t =3D (optional, can be 0 or same as pattern[0].delt= a_t) + */ +static int ltc3220_pattern_set(struct led_classdev *led_cdev, + struct led_pattern *pattern, + u32 len, int repeat) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + u8 gradation_period; + u8 start_brightness; + u8 end_brightness; + u8 gradation_val; + bool is_increasing; + int ret; + + if (len !=3D 2) + return -EINVAL; + + start_brightness =3D pattern[0].brightness & LTC3220_LED_CURRENT_MASK; + end_brightness =3D pattern[1].brightness & LTC3220_LED_CURRENT_MASK; + + is_increasing =3D end_brightness > start_brightness; + + if (pattern[0].delta_t =3D=3D 0) + gradation_period =3D LTC3220_GRADATION_MODE_DISABLED; + else if (pattern[0].delta_t <=3D LTC3220_GRADATION_RAMP_TIME_240MS) + gradation_period =3D LTC3220_GRADATION_MODE_240MS_RAMP_TIME; + else if (pattern[0].delta_t <=3D LTC3220_GRADATION_RAMP_TIME_480MS) + gradation_period =3D LTC3220_GRADATION_MODE_480MS_RAMP_TIME; + else + gradation_period =3D LTC3220_GRADATION_MODE_960MS_RAMP_TIME; + + gradation_val =3D FIELD_PREP(LTC3220_GRADATION_PERIOD_MASK, gradation_per= iod); + gradation_val |=3D FIELD_PREP(LTC3220_GRADATION_DIRECTION_MASK, is_increa= sing); + + ret =3D regmap_update_bits(ltc3220->regmap, LTC3220_GRAD_BLINK_REG, + LTC3220_GRADATION_MASK, gradation_val); + if (ret) + return ret; + + ret =3D ltc3220_set_led_data(led_cdev, start_brightness); + if (ret) + return ret; + + return ltc3220_set_led_data(led_cdev, LTC3220_GRADATION_START_VALUE + end= _brightness); +} + +static int ltc3220_pattern_clear(struct led_classdev *led_cdev) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + + return regmap_update_bits(ltc3220->regmap, LTC3220_GRAD_BLINK_REG, + LTC3220_GRADATION_MASK, 0); +} + +/* + * LTC3220 has a global blink configuration that affects all LEDs. + * This implementation allows per-LED blink requests, but the blink timing + * will be shared across all LEDs. The delay values are mapped to the + * hardware's discrete blink rates. + */ +static int ltc3220_blink_set(struct led_classdev *led_cdev, + unsigned long *delay_on, + unsigned long *delay_off) +{ + struct ltc3220_uled_cfg *uled_cfg =3D container_of(led_cdev, struct ltc32= 20_uled_cfg, + led_cdev); + struct ltc3220 *ltc3220 =3D container_of(uled_cfg, struct ltc3220, + uled_cfg[uled_cfg->led_index]); + u8 blink_mode =3D 0; + + if (*delay_on <=3D LTC3220_BLINK_ON_156MS) + blink_mode =3D LTC3220_BLINK_SHORT_ON_TIME; + + if (*delay_on + *delay_off > LTC3220_BLINK_PERIOD_1250MS) + blink_mode |=3D LTC3220_BLINK_LONG_PERIOD; + + switch (blink_mode) { + case LTC3220_BLINK_MODE_625MS_1250MS: + *delay_on =3D LTC3220_BLINK_ON_625MS; + *delay_off =3D LTC3220_BLINK_PERIOD_1250MS - LTC3220_BLINK_ON_625MS; + break; + case LTC3220_BLINK_MODE_156MS_1250MS: + *delay_on =3D LTC3220_BLINK_ON_156MS; + *delay_off =3D LTC3220_BLINK_PERIOD_1250MS - LTC3220_BLINK_ON_156MS; + break; + case LTC3220_BLINK_MODE_625MS_2500MS: + *delay_on =3D LTC3220_BLINK_ON_625MS; + *delay_off =3D LTC3220_BLINK_PERIOD_2500MS - LTC3220_BLINK_ON_625MS; + break; + case LTC3220_BLINK_MODE_156MS_2500MS: + *delay_on =3D LTC3220_BLINK_ON_156MS; + *delay_off =3D LTC3220_BLINK_PERIOD_2500MS - LTC3220_BLINK_ON_156MS; + break; + } + + return regmap_update_bits(ltc3220->regmap, LTC3220_GRAD_BLINK_REG, + LTC3220_BLINK_MASK, blink_mode); +} + +static void ltc3220_reset_gpio_action(void *data) +{ + struct gpio_desc *reset_gpio =3D data; + + gpiod_set_value_cansleep(reset_gpio, 1); +} + +static int ltc3220_reset(struct ltc3220 *ltc3220, struct i2c_client *clien= t) +{ + struct gpio_desc *reset_gpio; + int ret; + + reset_gpio =3D devm_gpiod_get_optional(&client->dev, "reset", GPIOD_OUT_H= IGH); + if (IS_ERR(reset_gpio)) + return dev_err_probe(&client->dev, PTR_ERR(reset_gpio), "Failed on reset= GPIO\n"); + + if (reset_gpio) { + gpiod_set_value_cansleep(reset_gpio, 0); + + return devm_add_action_or_reset(&client->dev, ltc3220_reset_gpio_action, + reset_gpio); + } + + ret =3D regmap_write(ltc3220->regmap, LTC3220_COMMAND_REG, 0); + if (ret) + return ret; + + for (int i =3D 0; i < LTC3220_NUM_LEDS; i++) { + ret =3D regmap_write(ltc3220->regmap, LTC3220_ULED_REG(i), 0); + if (ret) + return ret; + } + + return regmap_write(ltc3220->regmap, LTC3220_GRAD_BLINK_REG, 0); +} + +static int ltc3220_suspend(struct device *dev) +{ + struct ltc3220 *ltc3220 =3D i2c_get_clientdata(to_i2c_client(dev)); + + return regmap_update_bits(ltc3220->regmap, LTC3220_COMMAND_REG, + LTC3220_SHUTDOWN_MASK, LTC3220_SHUTDOWN_MASK); +} + +static int ltc3220_resume(struct device *dev) +{ + struct ltc3220 *ltc3220 =3D i2c_get_clientdata(to_i2c_client(dev)); + + return regmap_update_bits(ltc3220->regmap, LTC3220_COMMAND_REG, + LTC3220_SHUTDOWN_MASK, 0); +} + +static DEFINE_SIMPLE_DEV_PM_OPS(ltc3220_pm_ops, ltc3220_suspend, ltc3220_r= esume); + +static int ltc3220_probe(struct i2c_client *client) +{ + struct ltc3220 *ltc3220; + bool aggregated_led_found =3D false; + int num_leds =3D 0; + u8 led_index =3D 0; + int ret; + + ltc3220 =3D devm_kzalloc(&client->dev, sizeof(*ltc3220), GFP_KERNEL); + if (!ltc3220) + return -ENOMEM; + + ltc3220->regmap =3D devm_regmap_init_i2c(client, <c3220_regmap_config); + if (IS_ERR(ltc3220->regmap)) + return dev_err_probe(&client->dev, PTR_ERR(ltc3220->regmap), + "Failed to initialize regmap\n"); + + i2c_set_clientdata(client, ltc3220); + + ret =3D ltc3220_reset(ltc3220, client); + if (ret) + return dev_err_probe(&client->dev, ret, "Failed to reset device\n"); + + device_for_each_child_node_scoped(&client->dev, child) { + struct led_init_data init_data =3D {}; + struct ltc3220_uled_cfg *led; + u32 source; + + ret =3D fwnode_property_read_u32(child, "reg", &source); + if (ret) + return dev_err_probe(&client->dev, ret, "Couldn't read LED address\n"); + + if (!source || source > LTC3220_NUM_LEDS) + return dev_err_probe(&client->dev, -EINVAL, "LED address out of range\n= "); + + init_data.fwnode =3D child; + init_data.devicename =3D "ltc3220"; + + if (fwnode_property_present(child, "led-sources")) { + if (source !=3D 1) + return dev_err_probe(&client->dev, -EINVAL, + "Aggregated LED out of range\n"); + + if (aggregated_led_found) + return dev_err_probe(&client->dev, -EINVAL, + "One Aggregated LED only\n"); + + aggregated_led_found =3D true; + ltc3220->is_aggregated =3D true; + + ret =3D regmap_update_bits(ltc3220->regmap, + LTC3220_COMMAND_REG, + LTC3220_QUICK_WRITE_MASK, + LTC3220_QUICK_WRITE_MASK); + if (ret) + return dev_err_probe(&client->dev, ret, + "Failed to set quick write mode\n"); + } + + num_leds++; + + /* LED node reg/index/address goes from 1 to 18 */ + led_index =3D source - 1; + led =3D <c3220->uled_cfg[led_index]; + led->led_index =3D led_index; + led->reg_value =3D 0; + led->led_cdev.brightness_set_blocking =3D ltc3220_set_led_data; + led->led_cdev.brightness_get =3D ltc3220_get_led_data; + led->led_cdev.max_brightness =3D 255; + led->led_cdev.blink_set =3D ltc3220_blink_set; + led->led_cdev.pattern_set =3D ltc3220_pattern_set; + led->led_cdev.pattern_clear =3D ltc3220_pattern_clear; + + ret =3D devm_led_classdev_register_ext(&client->dev, &led->led_cdev, &in= it_data); + if (ret) + return dev_err_probe(&client->dev, ret, "Failed to register LED class\n= "); + } + + /* + * Aggregated LED mode uses hardware quick-write to control all 18 LEDs + * simultaneously. This is mutually exclusive with individual LED control. + * See Documentation/devicetree/bindings/leds/adi,ltc3220.yaml for details + * on how to configure aggregated LED mode. + */ + if (aggregated_led_found && num_leds > 1) + return dev_err_probe(&client->dev, -EINVAL, + "Aggregated LED must be the only LED node\n"); + + return 0; +} + +static const struct of_device_id ltc3220_of_match[] =3D { + { .compatible =3D "adi,ltc3220" }, + { } +}; +MODULE_DEVICE_TABLE(of, ltc3220_of_match); + +static struct i2c_driver ltc3220_led_driver =3D { + .driver =3D { + .name =3D "ltc3220", + .of_match_table =3D ltc3220_of_match, + .pm =3D pm_sleep_ptr(<c3220_pm_ops), + }, + .probe =3D ltc3220_probe, +}; +module_i2c_driver(ltc3220_led_driver); + +MODULE_AUTHOR("Edelweise Escala "); +MODULE_DESCRIPTION("LED driver for LTC3220 controllers"); +MODULE_LICENSE("GPL"); --=20 2.43.0