From nobody Sat Jun 13 07:52:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A5A8235CB87 for ; Fri, 8 May 2026 23:31:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283089; cv=none; b=QisDcznMuva8YvRCl5L3nOTt2vVrmMU/3XPGGZQJzDpoZjhN6whs0PK5FeiAt7OS4ALL6nCw5bZHvEKSz8rvd8Mxj1hhTbl51VRaeaYe+sejJTf+8u/iXQKqw1XkX6ZfgBP9TwzWQY/b5yc1p6tGjTtMDTfz7GcKEX5Xi1GLMK0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283089; c=relaxed/simple; bh=no90MUHQf0OU+v05z3Y3AE5EXvbZVkBlvgnlrpROr2E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HQM4pZfxdfAsEGkwqKWJ7MPYKMtu8ZuB90eHmqQyktlObSiVnjVf8lmLPoxEqI00ey6LwURuxx8hTksiOLT16rBSu7VlwcQBQfPodWltyqmIo63dqNa5nsG06mfqP14EnW4loAMEBIyJLuY1tffC11R0A+eDYqVo4nYSRj8d3Qk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=o/oAhwzS; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Aqh73mjV; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="o/oAhwzS"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Aqh73mjV" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648KDm9V853161 for ; Fri, 8 May 2026 23:31:25 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= AwbXEeAHC8SP0aDjVXo+FanDybsG+kiz/tQjL0K3yW8=; b=o/oAhwzSJz8mtM2H S7G/xvMLv0JmW2No6S38mS/MPv+da5MONsh8OGxDswcODGCQTmCZ+MPHIORyd7t9 /3/hs97kxdtcdAtrY15u6D51pwTemoVFSJkyfqYk2hUns69WsVN89BuxmyA79RJN iRS5zEEvf4RwkOQxzXM7zGzO0d26BUi1NHZIjg4/FAEaSvodO/I2rMyJlxhdP0og 21HjUPcTsD1i6mMepzOapoE3BY7oPKSBqH5GuVJ26Kx6lABFHAShWdWLkE6vY/Qq tODv2/XUSJ0JyHrGl/T2xr9f0YeB2aXinRCMPeEbZZINqVZtYkvITTPsYDiS+c9y ODFWsQ== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1fptj9g9-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:25 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2eebb099efbso185122eec.0 for ; Fri, 08 May 2026 16:31:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283085; x=1778887885; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=AwbXEeAHC8SP0aDjVXo+FanDybsG+kiz/tQjL0K3yW8=; b=Aqh73mjVOswZVPDVK55q3iZYcroNRDMy2zUh/qv6c/atVJkfNfvmJH+lKWqXlgwH7u Fp0VfECT6lazB+PhxFNOOXRLBdlS95ckp3qb6tzBgTavP8FNBuY6N6kithnxNWmQMB83 ukcUCgj9fdGuuXrdjJw78DDCY9kbqO2ZadChqNKI+2A39j4Q4DGstZPtImgcu3dG6hmd wzeNxoAoal/J00Uiy4EZrFrIxWsqJbMVNmq0FIYR2pEorDyLRkq3md27YnmEQSzOc587 j/AO2tSXnK/meBxVieKLP+fGtiaqWFozavTHedYGZnGfOrkxZQelcwdgeHP1vUFOW4hm 1FMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283085; x=1778887885; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=AwbXEeAHC8SP0aDjVXo+FanDybsG+kiz/tQjL0K3yW8=; b=cI7qi9M+YzjW9hYF87oAMNQMClHlJ/5relc8zDWp8D7OmKcWiwXxxEvqw3zxKKzpUO dWMuhcNREccKoVC02DPa7YN4xCedrpTtSJO4GI1crKSQHLhjzeu+JcaoYxwkCqJfM8/i vbdQdJJ4uZAMmuMlJYOlnB/xMMlz+Aru4lbq6xw815D24LGwaVb/PXxM1hpDe1IrjCAa 9BbH+qQlydSuctdlQXa2lEaMxRS5SGQPveNrV/tQIHXta8wiLOHOkvSi+lOlHHfvnebB 7JuWQrNj4C/CVP2Vz6B5XYLQnh9XLSqV8cFH6Bx0wg2tFW/zNlxjLgUpXN+/A9mdOi8C 5iWg== X-Forwarded-Encrypted: i=1; AFNElJ9gzXdo1McqphvAsRkLzN1BY+e7F5aMkXWo12DkFn4lFbgOwc6eq7Q9EHYIoUo/s9USbmy3EugegTxrBUc=@vger.kernel.org X-Gm-Message-State: AOJu0YxAFRb4c0EyJ7+mCGYpV+hiDu8QIqAMyrP6qZHZO4o6qZcHL164 rWGXQoOC/ma8NmO5cmax8a3vbDR1k3Y76eQCG/JR6sxD1jouNXlvoY5i07+Tkh4b/lz0XiCfH+W bc2HSDyZv1NmfoBwjz5sg1oIifWU+VOi5iKLkhvbwpG74tpVqx86fHm/BPJJ9YoqET2zWZYIqEL s= X-Gm-Gg: Acq92OHjkJ83tViy9O4sF1ROBSNcC6Z/VGH+5KzZ5UIHCSAoAtz19egz3v67cj3FTPZ k2m/G937QOJXs8M7mB55GjTB5EnGdE1WNZYwy5IYRl+xz/UqRMgkpVO4N16TT8kUQoS5ZqwPxla 66ec032ols3LNLe04bkqJbrdfqyoqrwYXT0fwyS9TeCXLDucqOP3XH1AIHBK9aw67gQ5FlheIn7 oRtQe36kunPzE1y1MTSlPVIPxevKX/5Jvy32NwLQTA/154f5BdrhKRYlHgMg/Jal3Ajmbf3HR3R W8l5+6KXQQ6u3vRB8DbDLMLrxHbaV3xHc5FnBl8Uoxrn46xhClkc/BgUDSiBgQU3CcVjAAzw5N8 OKAMD4mIrQON+4rVFKGSasng3EgbYfLa/P58Y1RzLPb2D6cdeq/9uZBs2DbU= X-Received: by 2002:a05:7300:5727:b0:2f4:3a9c:818c with SMTP id 5a478bee46e88-2f54d678d74mr7510184eec.29.1778283084553; Fri, 08 May 2026 16:31:24 -0700 (PDT) X-Received: by 2002:a05:7300:5727:b0:2f4:3a9c:818c with SMTP id 5a478bee46e88-2f54d678d74mr7510160eec.29.1778283084052; Fri, 08 May 2026 16:31:24 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:23 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:16 +0000 Subject: [PATCH 01/10] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Add Hawi compatibles Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-1-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=1781; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=no90MUHQf0OU+v05z3Y3AE5EXvbZVkBlvgnlrpROr2E=; b=tO6uWy+X+tZzhjn+/j0qZ/Y/Ny+1CtFS2gjhlSZhTzgMcZg31tcl3JpFsasFR81cTL5VCrKVp mXJy+hZ1voEC6eqhAPaohuGByvlM9hLylmm+H323MnAGZ8R/7v1tbhs X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Proofpoint-ORIG-GUID: umMwttueTubbtItOLQ2rCHrlpWgj5o0Z X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfXwScq885wSzsA 8wv1hX17TXA+pc6f36I2+Ja+5eiaE6J7uoJRxZXBIxVWWy6UwB009WpMsyJ6SdZLqVfe7cOMQSj q5ukur9EhNIUo7ubBixDqpU6gAcOTR/+Dh2/VUnrT6Cwgs0hz0sd7KVFbTN/hcRGvQGQ5a+p5Kf 516W3LV/Wi7GDq4cjofFfNvba19roLj06FlHgJyrKehDETimyliu3wccsZ1JOw/7Y8mY0T3Ft4V ROmm6GR+cHop2uujQ1VLrIQJWWtIMlNU8kx7FDEuGE7xjphugVDShqCzM/6IVhqp8u8S3VKD2uE zoWekNJkZdtpOFjq3iOqs3AfJLRAEoS40Z6QfMT0Kdgb8K8OW2M+c+bLRmsuJXapEaODP9m8uly 0MNiRN7VEOywLWtAuKKV6TiqsstioyGdc46jWyKtAhe5WT7+TV2mhy9VefMe6RGVtwvSl55jfae BhIEjPWDE9wOaC7VtWA== X-Proofpoint-GUID: umMwttueTubbtItOLQ2rCHrlpWgj5o0Z X-Authority-Analysis: v=2.4 cv=IYi3n2qa c=1 sm=1 tr=0 ts=69fe724d cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=ZPVUbJor9CvCRQEu2k8A:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 suspectscore=0 impostorscore=0 lowpriorityscore=0 priorityscore=1501 clxscore=1015 bulkscore=0 malwarescore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Document the compatibles for the Gen3 x2 and Gen4 x1 QMP PCIe PHYs found on the Hawi platform. Signed-off-by: Matthew Leung Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 6 ++= ++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-p= hy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.= yaml index 3a35120a77ec..9e9e34a63bef 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml @@ -18,6 +18,8 @@ properties: enum: - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy + - qcom,hawi-qmp-gen3x2-pcie-phy + - qcom,hawi-qmp-gen4x1-pcie-phy - qcom,kaanapali-qmp-gen3x2-pcie-phy - qcom,qcs615-qmp-gen3x1-pcie-phy - qcom,qcs8300-qmp-gen4x2-pcie-phy @@ -183,6 +185,8 @@ allOf: enum: - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy + - qcom,hawi-qmp-gen3x2-pcie-phy + - qcom,hawi-qmp-gen4x1-pcie-phy - qcom,qcs8300-qmp-gen4x2-pcie-phy - qcom,sa8775p-qmp-gen4x2-pcie-phy - qcom,sa8775p-qmp-gen4x4-pcie-phy @@ -208,6 +212,8 @@ allOf: enum: - qcom,glymur-qmp-gen4x2-pcie-phy - qcom,glymur-qmp-gen5x4-pcie-phy + - qcom,hawi-qmp-gen3x2-pcie-phy + - qcom,hawi-qmp-gen4x1-pcie-phy - qcom,kaanapali-qmp-gen3x2-pcie-phy - qcom,sm8550-qmp-gen4x2-pcie-phy - qcom,sm8650-qmp-gen4x2-pcie-phy --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B070435FF57 for ; Fri, 8 May 2026 23:31:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283088; cv=none; b=gs6FXhFE3qZuwYQF0zpic6ayAON4P4NPP77mM7OZD2hsXDiJ3MWAW1z2d+3Dio9DSnSZiM6hQI8IY9tG0NM9WbugVAvkINDKDaF5q63VHFrv9qB9zKa0CaLyeh2b9osFupXd9rIL6/i93EMTKLnkU0OkwpR8PdW8GF8CVokkONk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283088; c=relaxed/simple; bh=mETc0jlTLmI462gvqIk7CFJGzUvc8N7VZDu2GYCH5bo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=edP/mQ98OZ6YNnpFwUaYpyX3O3+YDYdSs1LZs3pzJHU/JVWGYLPzYeMso5DI5pszQwteQrJ75faRohV90wl0u+yyxu9R58eJoP+U09OeznwL2mgadD559gjwYL0mpdVtNRxguFH4mK6zVYutGN5B1IY7BYhmhPFQiyVyUcs+0YA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bctKZUFf; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HbbE4RKD; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bctKZUFf"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HbbE4RKD" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648GWN8n2335604 for ; Fri, 8 May 2026 23:31:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Venx6RUzjC9wNNihizVrtl+8Lnx8Pg3T1wsMj8jld8A=; b=bctKZUFfl0+5FwOe 8FF5mrcEf65PDXJnOwmzeY2SPTTQ0yBrQTrmAQlKk3rBs75KqvQKNO/Us3R1ZYFZ 9QuHg1caQWqfveagezvQPHKPmcG5yMWVli60F6Cn+Yk+54kj4a9AEBLOMvu+7jC4 lgibTQuF5iuys7k6ocKUgQ3E2yhtYz2bf9zZLbfw2SLyFbw60bMVThm0cBmrbqmE 4uJ40XVJAETLcX24E5fR33LhOkCnJrBrrMQfYiEC/AZonXnOTZNMt8w1H8Yr8CSP EKrpOIGYy3ucCcS62wusj79HnEPTpj9easejS8+SFgzZoLgpQROw3z+618/JM9sJ Jr/XtA== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1keh96fr-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:26 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2eebb099efbso185141eec.0 for ; Fri, 08 May 2026 16:31:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283085; x=1778887885; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Venx6RUzjC9wNNihizVrtl+8Lnx8Pg3T1wsMj8jld8A=; b=HbbE4RKDaRz6/Jyq3b+kRNfocTzQv/TW8c+4kH57lXO8UbfML4XLT6EPCWb5BF7G9N oRAg2P7rxQgs3G732Ekq4IVlRs2+I6pF8CZeN1J5MF1spDzXVF6S3XyWx/lJ/Q4pxsrM HBEowUheQ/KgRZ5pdBK8hG4IL0KCRv0EXDjZTcF8UYv7xBV65kdx/mfgeVC3Fu6y2Opl /Rk8SjN/N6U+KCJVABTmhxP8s0e3biTkrRI4FQDDLVMOuwbJBN/S01M0EqFwmIt592IK yYgZX1Y8JaknoJGLMuNKKlD5QSv+QELtTGeKYsHzWntdzRKSqXIDFkab98LU7PHKDk5Q 5A+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283085; x=1778887885; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Venx6RUzjC9wNNihizVrtl+8Lnx8Pg3T1wsMj8jld8A=; b=XudluMZbG6k5UHZI+7S1bubPuUvsCEuN/lLM7zE4WOjJulLzBiJz8D7YCLuthCRW6q IossJeVX4AhPTnlaWnGNuV7r0qSYpuWSp20yjX8ZBz/zmcNEPf+EJ30eJNhZzyn47i31 bHLSG5Lbh6sW4+EyPUZazHH6pyBBV/9R9iAcULt5of/JuuFfWr5DdmI064yK3s/PWqZf ggXvt2THzVnlFAPK+Wf3c9aaMOLoQr4bnSFf1w91XRpKzzJcRIiFBkv0J7FT+AHuztad ZZNHkU+LOnzGtouSoVs6cfeIgo6/rmC6x313X1goxAUX2r9WfndNoyHIpGdLWiSnYd5/ GbBg== X-Forwarded-Encrypted: i=1; AFNElJ+kSweH0fC43gMWfG25kThIq3/7beix1T/kiyoexiKJvdkykHfmPdJMR7qfoH8AmORGQ84Y1fw61fNvW7o=@vger.kernel.org X-Gm-Message-State: AOJu0YwGmq7VdCXZuqAXnucyCybr+dUZmf5fXFKqYA4mA+IPWAgC9irT YzPgpMfGdFq5rrUiWa2STQDoq4d0q0013TiZoJxiP10Entg4kAmaUIRehP+nMZMiKbDYu6s8oFl d14/xXNEqSINf5kijl9nwqgakZHyqgAgmyyUl0Sj7oCmnArHWTE+dOGVT4F+t+ThZKDk= X-Gm-Gg: Acq92OFQAV+hzrmcaGBqASHNeWrH2zBpG3D3HeLuHx9SOulX5R1OauvVwOyYy9ZVGfU Y53G16Cp1k3rqQhplVb9Vf//zngwOUvH8XiJySNd/cyYQp+sgz7qdtQhonRCy8azPJ3boveTaQM CBciaqMHRUU7/Tyq9qTVh0arNChTlug3ImMXM5xkOlMiridrA10yj0i0ojPK6+jf+YvDcqNyHth DwkIUu1ZvlNbagO07xs5Te5FNeliAZeLcawI+fAhSIa9JiX9I9C7XdJAPoYikZey41vg/iN/mWI VdbpSnAqk/Z7Fc5DMVcpw5TJsxoqyQ8vGdWGJakL0Rc6a+8kts9oawaxfdhxZ71hPYH2Br/zL+M VQJFJvoUsk9ZqROtBY9JO2vZHRCGsxJXDTfjaQZQQb6MukP3WLvA5hLmrIk4= X-Received: by 2002:a05:7300:a987:b0:2f2:8857:1804 with SMTP id 5a478bee46e88-2f54b35fffdmr7390226eec.9.1778283085348; Fri, 08 May 2026 16:31:25 -0700 (PDT) X-Received: by 2002:a05:7300:a987:b0:2f2:8857:1804 with SMTP id 5a478bee46e88-2f54b35fffdmr7390199eec.9.1778283084840; Fri, 08 May 2026 16:31:24 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:24 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:17 +0000 Subject: [PATCH 02/10] phy: qcom-qmp: qserdes-com: Add v10 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-2-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=3231; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=mETc0jlTLmI462gvqIk7CFJGzUvc8N7VZDu2GYCH5bo=; b=v5DlRytjlARifsmpU+0dJhbC+fvglCoGZZe8O/SeNIVZ9AHNC9kapnpc0TafHv86LhYiamYAr sSSOztczabKC07IZ7091Sh2O7+gsKeIAF/VGIb87F1uXqU1TvxgLxx6 X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Authority-Analysis: v=2.4 cv=CJIamxrD c=1 sm=1 tr=0 ts=69fe724e cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=MN0C-abDVP1yrleAEAUA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-GUID: 0dNkjVkXbqA2DJlrIv2FQy8qIGWx3X-A X-Proofpoint-ORIG-GUID: 0dNkjVkXbqA2DJlrIv2FQy8qIGWx3X-A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfXyVVGPf9EXs3c Q404Qc/SiCJf25KZySVQrUCA2sEU+/gmuie5av6drScI771E7PFqbZtDbPYsHGEi/CUaXHsDV/W qXuCkcanY3wGGq7vFyXC7AQJZ3tYWEGUrm9IAdW3FsvoTcpZd7ZmHiVK+Sz6gtePHAgyJ4nGd6n ZPDiydFUY30now0gkKW41xvtniamfWBvJDCuPifXsGnue6EC9PKuecDEHRy/UNv8rfah/jUw34d t95wMGlUZlOmEH8rmy+OJ10ySpSPrAbQMZqRBbFUzNtaNDogVbaKOocR6U9PwCcz4UiYRBV/LYA mbZGqjQkxpHGz3yeVhA32f4A4aQTwe5zMFThNXu/WW4j5ttpGCxtRTHR45vSl0s/l9VKCofJgVV GpdYgxKiv+7gHgDKkgTrH8YiVHHH9jx6KGm+wMvWY1D2EedOqrYSPvUZj0gvcW9PBPv/1p7YoJx WPb9p7KLUNcJ1ZaNP9A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 bulkscore=0 adultscore=0 spamscore=0 impostorscore=0 phishscore=0 lowpriorityscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC uses v10 register definitions for PCIe Gen3 x2. Add the new QSERDES-COM offsets in a dedicated header file. Signed-off-by: Matthew Leung --- .../phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h | 49 ++++++++++++++++++= ++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 2 + 2 files changed, 51 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h b/drivers/= phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h new file mode 100644 index 000000000000..09199e7b4aac --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h @@ -0,0 +1,49 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_COM_V10_H_ +#define QCOM_PHY_QMP_QSERDES_COM_V10_H_ + +/* Only for QMP V10 PHY - QSERDES COM registers */ +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1 0x00 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1 0x04 +#define QSERDES_V10_COM_CP_CTRL_MODE1 0x10 +#define QSERDES_V10_COM_PLL_RCTRL_MODE1 0x14 +#define QSERDES_V10_COM_PLL_CCTRL_MODE1 0x18 +#define QSERDES_V10_COM_CORECLK_DIV_MODE1 0x1c +#define QSERDES_V10_COM_LOCK_CMP1_MODE1 0x20 +#define QSERDES_V10_COM_LOCK_CMP2_MODE1 0x24 +#define QSERDES_V10_COM_DEC_START_MODE1 0x28 +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE1 0x30 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE1 0x34 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE1 0x38 +#define QSERDES_V10_COM_HSCLK_SEL_1 0x3c +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0 0x60 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0 0x64 +#define QSERDES_V10_COM_CP_CTRL_MODE0 0x70 +#define QSERDES_V10_COM_PLL_RCTRL_MODE0 0x74 +#define QSERDES_V10_COM_PLL_CCTRL_MODE0 0x78 +#define QSERDES_V10_COM_LOCK_CMP1_MODE0 0x80 +#define QSERDES_V10_COM_LOCK_CMP2_MODE0 0x84 +#define QSERDES_V10_COM_DEC_START_MODE0 0x88 +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE0 0x90 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE0 0x94 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE0 0x98 +#define QSERDES_V10_COM_BG_TIMER 0xbc +#define QSERDES_V10_COM_SSC_EN_CENTER 0xc0 +#define QSERDES_V10_COM_SSC_PER1 0xcc +#define QSERDES_V10_COM_SSC_PER2 0xd0 +#define QSERDES_V10_COM_CLK_ENABLE1 0xe0 +#define QSERDES_V10_COM_SYS_CLK_CTRL 0xe4 +#define QSERDES_V10_COM_PLL_IVCO 0xf4 +#define QSERDES_V10_COM_SYSCLK_EN_SEL 0x110 +#define QSERDES_V10_COM_LOCK_CMP_EN 0x120 +#define QSERDES_V10_COM_VCO_TUNE_MAP 0x140 +#define QSERDES_V10_COM_CLK_SELECT 0x164 +#define QSERDES_V10_COM_CORE_CLK_EN 0x170 +#define QSERDES_V10_COM_CMN_CONFIG_1 0x174 +#define QSERDES_V10_COM_ADDITIONAL_MISC_3 0x1bc + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index a873bdd7bffe..3ac5af7cde6a 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -39,6 +39,8 @@ #include "phy-qcom-qmp-qserdes-txrx-v8.h" #include "phy-qcom-qmp-qserdes-lalb-v8.h" =20 +#include "phy-qcom-qmp-qserdes-com-v10.h" + #include "phy-qcom-qmp-qserdes-pll.h" =20 #include "phy-qcom-qmp-pcs-v2.h" --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1E173363C53 for ; Fri, 8 May 2026 23:31:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283089; cv=none; b=eImXRI/AaEuU/drUrwblJLhOSaaWmxOuVUDhfajTCYLM+ma0Ja8TmgQsv7EsWr4DTZg6CDQinkMAWSEkQloed/M7xkKnegnMzTt05vcYXKxIZYQqgoLQlH8sXdSe8A6s4ZxKOphlpWHmzFHtaHRCwZSumBzPRTy1VWoanJSILdU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283089; c=relaxed/simple; bh=DOGsd2u7iW9cMvj4+PDQls+GBNWh6gWdVwXtre2Q3s8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=dIrm9ufsJZ+nE6m+1W+8PzWKndtGYqWqvC0/H5fgmtnZSXNvfQXP2Q1lwhRag60kMJvnSGTOLft+76flb/BueiA1PWrzxN0jG/gF9ZIuXnEMN+0NvJBM60GP+8pua1OQMzmetuEeNOsW9JjcSFP8FsHzx5p2T6T+5Hjqn0BT2Ps= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KLt3faeP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZxSZTC5E; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KLt3faeP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZxSZTC5E" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648MMeX7257851 for ; Fri, 8 May 2026 23:31:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Qj0nAIAK4LBbELZANLlnfukG9vwKdKBxFr9Mk7W/Rt0=; b=KLt3faeP/lLN18pd /YXJDoRxk2OzVCKNu40kf3n4u+J5/K2uf1TXIyqQyUDFnG+MpwcEKkPkOtJ/toS0 WMTgYYS3XQ/7RcEGB6GXOBbK/ukjHZZChnBUILC2lTIuIGwmENtX4eB2gr0BnbJH l7YKFqF8Dh8A2Xg77h+Hnak8l7Uvxg+gXMed4vSdd7I+eOl6NhINhczVJNv6qNkI IlflYRbjvUapd7OtnTH7aRol1JorJ/iPQPOANNUgLWIl5pqYrloNNs8/egnuuxGR 0wvosPohCVKdQyD+0yDEo5AUZNMVFPodt0M/jBcSTJ5zaHp5odmr1ANah/e87FHc 8YDICA== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1auekewd-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:27 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2f2d983d109so4244167eec.0 for ; Fri, 08 May 2026 16:31:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283086; x=1778887886; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Qj0nAIAK4LBbELZANLlnfukG9vwKdKBxFr9Mk7W/Rt0=; b=ZxSZTC5E9W2yNSHePCL8sQ1j0Di6oVkyx+5LT5jxT9eEcqRc7PlX3uupff03lKof5B r4azA9cSCR3dSRvAV4rPqF2BE7sZuqhywN7uPEcHaTfEGAXD5bUBBhZG64ENGfQVloK/ 7GZTg+pyZjz5NCpXTBjbHPZ7d4pMnSLVCJeRlskeJ0Mm1R3X/jZaZ1fXnCbs/fqvc0cZ JNmcGdgu2eOmeVjsHMfYODmo/F1L/NIiXiha20PyyGRiKhvEgC4avAnz/PV81UNfVDXO LofNvPmBux3HsHE0NKMvRtbvW6symuWt2T9OTQBLn29UGTejEYvXFrhc7GjOGwS1KqNu wtpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283086; x=1778887886; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Qj0nAIAK4LBbELZANLlnfukG9vwKdKBxFr9Mk7W/Rt0=; b=CkWD0bzPLWFtuZ04z2Iu3Kpt6LwSFXPV6VkRY8dKRDb3R5EOU5zibQYMuVIyazTnW2 v2Gk9Mggq30hyojB2+nWreIn0ydmbf1mjpjzYhpn8euUwILvRC3lWXSxyOB3Gsoo/iWn AYnlS8LUlfCHqvc89mvRyM+QxigvVjZ9qzHwYCbcKJAfCaL0fEwNJi6MRZ9FAmGwjgLg FBYmLVzBK/kLda13Pv6nB7qz3Indet3sDWOrFzkmvlX5x3vonTy2z2b2vCxuao0DlI2/ YCZGeaUvPDzTkWq/2FGAU3YfxIaX7/nbYipOsLNap4u/IFs3i+Gi/BlpMH3dKtRBSKoW KU+Q== X-Forwarded-Encrypted: i=1; AFNElJ+A/J9UUX8Qx9e1odOlebJMAV4zaDiCGANpIXjNRcK9QDgYpvt2+zuTYG31N2f+iiSbTEutzkbWpX5FJa8=@vger.kernel.org X-Gm-Message-State: AOJu0Yxx6NCC0xKu1eMhYFppejYzpTT5cka5rJqLQfBtZ8tQrqqo2o1o IolA4uAfmhil16NBdX9yy6eJkcrBast07AdwqsrAwLuXuXcNdHhVnpXUofuyiMyXf080ua0jrSk izafKDDRusYvde7GO+c2rYPYOpTLRRUGSnxEuOH2de894NPCCZi+Ruj8DDiqjSrr5gNA= X-Gm-Gg: Acq92OH07kTNs6OP40IwMPhP0JvswoEvyCYTnapttS/ksYCyDvAh1DvumtCaeHLxl/7 qzsMBv0bX3EkFBgWj6Y4BfeYHBw43whml6g87P9OyEVyyQ6JKXkCL4Iad4ha1lbWvj9R1X15ZKS nUbb8E3fnU+33hY85AeiA8u8PXh0Tuh3SekB+iN0YOIuyVZWFFxdGRwoKdkvpQTYIWX+BFnW5h9 WuCkXIFouS5X9aVhqDXYSRH/BvadU56XYKy+lK7V610jQpcEZDDQsEJZojf0x+Zd4B/o0n/UmZM lyT5z0vfHl9TmOmRYieJSP71Gw5tKubWIn8cq5AIv8cUKbvMz0KEOmtbgvq0GhfE4Iq+shYn67p ZUMBnkPh7Iv8majVHBlAqaSxJWNM2Bk+vHegOw3AS1MtDxrdvLgV+fLQORCk= X-Received: by 2002:a05:7300:b10b:b0:2d8:97d6:6ac8 with SMTP id 5a478bee46e88-2f85d94b2ccmr2176667eec.21.1778283086096; Fri, 08 May 2026 16:31:26 -0700 (PDT) X-Received: by 2002:a05:7300:b10b:b0:2d8:97d6:6ac8 with SMTP id 5a478bee46e88-2f85d94b2ccmr2176653eec.21.1778283085572; Fri, 08 May 2026 16:31:25 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:25 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:18 +0000 Subject: [PATCH 03/10] phy: qcom-qmp: qserdes-txrx: Add v10 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-3-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=3118; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=DOGsd2u7iW9cMvj4+PDQls+GBNWh6gWdVwXtre2Q3s8=; b=M1NyJKqphIbPzN87ChMeDEtvOTQSa6ZIZzdv/CNOEy7e57CCQ2Lrmmn85iAua2MC3d1PwM7b/ 7b2XupfrAtPBX3Kh1MMkpTDtgeQjcqgXlxpxrNtHsG8d1RKmpC/bVUQ X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX5rcNWtbn7no+ i+5ljBQjpHxImv+oUEsfP66VwA0bsw//lg/f71CVWg02PfSBOPCJ70/6yjk3uQS7ASKp0B/otnK VuBo9DuXaaq3eFKK6P0SLVH6AieCeqOwpjNl/XPuthHSmrzk7xFpOS7zQiaYKM2skNeB7zyg5+I r2XR4lJy6tX/kUQfpXsfMdN0hst3ntSbp6daMYp8PspscvhF26azruib4mIVKLlw/lRpaXmY+v9 mh2vG3GiKaZjMAFT1WLKOUeSXUCJ9nsyZl3PpbKjXgs4zFIdR1QqFye38WpHLFwBNnyU1F1BkXW SUQcH6cyNeCl2WZvOkaZMeMgRlqaMI5vCGZk/g56rjoyI7HsEzPwAeierAtPZ9N+1gNT6Jk+Ofz +5oYATPDmtyagcZ0dVdJqvQEAD/EFB3J8z0dRlzjWWINFHI2lC0N+LEiq7gj4MspI6AXOwBl8Pw dv7e0faOqR6Jgo2lEnQ== X-Proofpoint-GUID: oNGjhjAs-8y6ImRP4cfjtPdFlEQCyAyV X-Proofpoint-ORIG-GUID: oNGjhjAs-8y6ImRP4cfjtPdFlEQCyAyV X-Authority-Analysis: v=2.4 cv=fcydDUQF c=1 sm=1 tr=0 ts=69fe724f cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=A1tEKnX2-cfyyskZ8tQA:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 bulkscore=0 lowpriorityscore=0 phishscore=0 priorityscore=1501 impostorscore=0 adultscore=0 clxscore=1015 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC bumps the HW version of QMP phy to v10 for USB and PCIe. Add the new qserdes TX RX offsets in a dedicated header file. Signed-off-by: Matthew Leung --- .../phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h | 47 ++++++++++++++++++= ++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 1 + 2 files changed, 48 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h b/drivers= /phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h new file mode 100644 index 000000000000..d81ebdde0063 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h @@ -0,0 +1,47 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ +#define QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ + +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX 0x03c +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX 0x040 +#define QSERDES_V10_TX_LANE_MODE_1 0x084 +#define QSERDES_V10_TX_LANE_MODE_3 0x08c +#define QSERDES_V10_TX_LANE_MODE_4 0x090 +#define QSERDES_V10_TX_LANE_MODE_5 0x094 +#define QSERDES_V10_TX_PI_QEC_CTRL 0x0e4 + +#define QSERDES_V10_RX_UCDR_FO_GAIN 0x008 +#define QSERDES_V10_RX_UCDR_SO_GAIN 0x014 +#define QSERDES_V10_RX_UCDR_SB2_THRESH1 0x04c +#define QSERDES_V10_RX_UCDR_SB2_THRESH2 0x050 +#define QSERDES_V10_RX_TX_ADAPT_PRE_THRESH1 0x0c4 +#define QSERDES_V10_RX_TX_ADAPT_PRE_THRESH2 0x0c8 +#define QSERDES_V10_RX_TX_ADAPT_POST_THRESH 0x0cc +#define QSERDES_V10_RX_VGA_CAL_CNTRL2 0x0d8 +#define QSERDES_V10_RX_GM_CAL 0x0dc +#define QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW 0x0f8 +#define QSERDES_V10_RX_SIGDET_ENABLES 0x118 +#define QSERDES_V10_RX_SIGDET_CNTRL 0x11c +#define QSERDES_V10_RX_RX_MODE_00_LOW 0x15c +#define QSERDES_V10_RX_RX_MODE_00_HIGH 0x160 +#define QSERDES_V10_RX_RX_MODE_00_HIGH2 0x164 +#define QSERDES_V10_RX_RX_MODE_00_HIGH3 0x168 +#define QSERDES_V10_RX_RX_MODE_00_HIGH4 0x16c +#define QSERDES_V10_RX_RX_MODE_01_LOW 0x170 +#define QSERDES_V10_RX_RX_MODE_01_HIGH 0x174 +#define QSERDES_V10_RX_RX_MODE_01_HIGH2 0x178 +#define QSERDES_V10_RX_RX_MODE_01_HIGH3 0x17c +#define QSERDES_V10_RX_RX_MODE_01_HIGH4 0x180 +#define QSERDES_V10_RX_RX_MODE_10_LOW 0x184 +#define QSERDES_V10_RX_RX_MODE_10_HIGH 0x188 +#define QSERDES_V10_RX_RX_MODE_10_HIGH2 0x18c +#define QSERDES_V10_RX_RX_MODE_10_HIGH3 0x190 +#define QSERDES_V10_RX_RX_MODE_10_HIGH4 0x194 +#define QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET 0x1a4 +#define QSERDES_V10_RX_SIGDET_CAL_TRIM 0x1f8 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index 3ac5af7cde6a..76ac72410d31 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -40,6 +40,7 @@ #include "phy-qcom-qmp-qserdes-lalb-v8.h" =20 #include "phy-qcom-qmp-qserdes-com-v10.h" +#include "phy-qcom-qmp-qserdes-txrx-v10.h" =20 #include "phy-qcom-qmp-qserdes-pll.h" =20 --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4016131D75E for ; Fri, 8 May 2026 23:31:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283090; cv=none; b=axodBxKB12HO+UHUkjV0bTNMbET61yVcHSA4lJP5mdFtStpoy6Gwdfei4RXn3VCU04iaLmoiq4PyMQLbm332/s0aizGXgbZN9dFlOEL1T146J8x7iVJTUusid7OSvzlbbQenjRPMKT0On7d1I6PSOA1HZydFjqglF1pHUjdZ0DY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283090; c=relaxed/simple; bh=cIrdj8/8qr+RDIhnZn+O7Cu+D6iGtXuFpw2ZdlFjXfY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=c8c2aiTlv3XgN/avjD7NweZlj6VFC7RCYlfoPul6n4O/HcKAgoTnfFa+HsoBr8g57hAAm1px6WdRmK5pkdPfkmvGRgfogOyZRrbYTWfmrCV2/ZzKk1OTJvPG22jFdS3WnPUWDYq9Gk/o1pcxOI++q/Nsw91krlbhHeGRG3+3db0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ROPJ/LjC; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ePFF6o6H; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ROPJ/LjC"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ePFF6o6H" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648HU54L2515470 for ; Fri, 8 May 2026 23:31:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5szkIkAg1aH60/0f1WIg1hk6vms8CLlPDs5chmgmuhs=; b=ROPJ/LjCIc1DR3eZ v1WNL9kdHP5iNDEDcHBm1qIGwEe19cdwPtdEgvleGl2iK+fLIPPuvq/ZysX+hIct 7o/7ux6OXmfEvIzg/9Xlpd2xkHAKpmHYIQPeUQPHsCRzNYEyphET4Ly+lmuKuHi4 t4j0ieGhHjnpN2wKx7JEB+x+uh1y/3p72ukGSkNlQQAFEUn+uH0H6ChxTxBnA6c6 yOU5N5ORLiCJpvtLVB6MGkRNhVXkvrVZkaKG762zMqvNIyVU40XDwFRFsm5T0L5B XVGyZtnPFZ5YqK4PME+w56TFQ+xY3OQ0nh1k6MkVkmdmuh8yApinxKHIx5+OU2qP IaiguA== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1m9nryxf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:27 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2f525565b33so3354356eec.0 for ; Fri, 08 May 2026 16:31:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283087; x=1778887887; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=5szkIkAg1aH60/0f1WIg1hk6vms8CLlPDs5chmgmuhs=; b=ePFF6o6HO6pz0QsKRmJtCDEdDH2PwGvY3YgtcA7xsp2B0wJd0Tpo5+cKxQobSi8zLc 6uDb/d/eowZjL2OBT5qH1XnXgI3SBT2oY4BKqLWkVnJC0h1F+0MWP8rk7CoN/bcTmXZv ArX9QpZ0CyD4X34AxxXoew4p9ZxR1Xy7jla+nTZk0FXASSIANQf45xMdqjF3P26VEBgd mbMYeJJ+iafD31B6cPzITjYvnIdpb6HMDzMcwx+nKCaxnEACjFVpoYVioOyomMv5D1DI /XItinPKu4u6ZmTzn3/71vhrdpbxQJnnN6ghG4WIhnF5AcgMxiBfo63GlQTQjA6ELgmT hfLw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283087; x=1778887887; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=5szkIkAg1aH60/0f1WIg1hk6vms8CLlPDs5chmgmuhs=; b=D05cwziqvOSByQ6Dizh0FD9+VXwj4pm/tzSQeLIPeFPRBVP2TsM/HF2q09Eo0mfz2j BIwBEMyppWcyJUVqN6VF0uqBxK3Bn5K9SMKUU3qHFbZW2eGCpj/VvOx1a5xc0arxdsmr Z7TZjWagWs+109KHFVng9c5aaKPkA3BonEtkSxl4NdzpnykC55DQWyNQ9p9oUT4GcbI+ kW31Qbld2uVzgmOIlCaK7KaVt7R8RcWAWwz6HJGrnhdp/VGy+v4X3vLDbvRES6AoWlHL j6rPd+JIxpN49JLs3KKaxSiznJ8MJSl/muLGVjzr33waBHkrJCP1o+IjuYQ6uCQXIzYa 9O4g== X-Forwarded-Encrypted: i=1; AFNElJ+xrzd7qi9ViEo0BMBejukHa77KJh/d06dtDJNIThh+LXbI/Kea5idsw2x+A1JmUYHLYn/27pA8xHhB0pI=@vger.kernel.org X-Gm-Message-State: AOJu0Yz6VRF+QV2E0NbvJ70AjZLanbavnEVS0Z/WhVhfby9VM1gQXXfG bNyQhM85VBCh1zGDY0B/wD83OCjpkCfJ7ldnRdTXxnbICvEJjBMfhlx/R9XK4vpY2Yq5/iqH0+l dSL71TRuea7OYJLWfnWeSni2cHD8kvjflcTIfIogmJt+GD8zi+5ioCGavbISQsAjsemY= X-Gm-Gg: Acq92OFnLonsfoF+HbWeaat6JwP/XpZMdr1IBwxt9pj3Ie9WwdI82hHbJ6uxGf8IUvk McdQ86b7xVhL373BOY9QcD+VtXZbsaYIf8pxnTSl7JpzZIRDnhEobEA0siq1dVrxL4ATloAOAd1 rRhXDjkzZ7A1YFKY4NKTlAVT5F/iQtRIhbhD/nU64bXhqg/Ib2TrWA3maT8hgpAVxmu6JSb7Icv KohyCY6CBPf6l9prz+Y+UQQLLsU2IX51T8JM13ahK3E67u8zqDf//SWkvnfgxEhvGwr9G1dgKKF 09RDo2ePWM4/1Q9w4VE+J2QrnAnBlecERzPsnPYN/125VEZfslKE1yN7pVDhrx7L97ahp4Pu9cd n//2s2+SleM3cK/lU5SwDYUwBBrE/WBlQOA1WTXW0ksRcOgoK0TJHTrs8ijk= X-Received: by 2002:a05:7300:a984:b0:2d8:df01:d9f6 with SMTP id 5a478bee46e88-2f55034e59emr6633378eec.23.1778283086838; Fri, 08 May 2026 16:31:26 -0700 (PDT) X-Received: by 2002:a05:7300:a984:b0:2d8:df01:d9f6 with SMTP id 5a478bee46e88-2f55034e59emr6633361eec.23.1778283086298; Fri, 08 May 2026 16:31:26 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:25 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:19 +0000 Subject: [PATCH 04/10] phy: qcom-qmp: pcs: Add v10 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-4-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=1794; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=cIrdj8/8qr+RDIhnZn+O7Cu+D6iGtXuFpw2ZdlFjXfY=; b=DZrp6nGndGGIUXZ2z75/ZcS2WjopRR3r0Xsvb3cmS+jabNrLAgCtaAcPUoKLvM8PWYZ55UtWB yB2Kp5XKO8sBIaBPBHWVWreIFMhtj3iU6kJtEvXIcuMNmDCFXGW6/Hp X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Authority-Analysis: v=2.4 cv=DaEnbPtW c=1 sm=1 tr=0 ts=69fe724f cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=TapfYG-AjLmxlko4O74A:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-GUID: P75EavftcAtWuao9F-35VlGa-_3VxBwS X-Proofpoint-ORIG-GUID: P75EavftcAtWuao9F-35VlGa-_3VxBwS X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX/kR/HWHJGQYN G0ehrdUYHeGqosQ7Ckqgbq0FkD/Z48dpO90Qlj3vqKX8G/0Qf/BQ4fN/DLl7QoQhgfMEi5MnZBz Qa1dcVNxpM1RA6QS4tKel5V7+Rw0uBRKY+u5uBf+0aSbEkpDdDIWUXOE7MEDne66e/QorOGio8V Qm2x9VUrz8BEtRYZTw2FNwW2Uwu7LFvQOEJDsYR5wGVBTQRzg4A095eKz+AahXn4o+hZ0bblgXj n1ntAoahtZu4RhZZ2EC+CZX0G4uzP6TxzY674sVsAD0cJQVki1AGh/ZsQJDRDvsnQcIru6696aJ ESxeZZlZ5WbjuvQINPlqZ9uvzkXeEuxhoR+MqfWR+RtMs+1Hjh4/C7dFZUi6jT+fU7VZdYzvs8M 1D0BrTOynCCCeWSkhrBPTIQXG/3HEIbIX+M99qB5nRzJzJf4EcjrFhp0rPlqZNhj0VquQFpNN+X kCNuWqnz+qzl5mqWLdA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 spamscore=0 priorityscore=1501 adultscore=0 malwarescore=0 suspectscore=0 impostorscore=0 clxscore=1015 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC bumps up the HW version of QMP phy to v10 for PCIe Gen3 x2. Add the new PCS offsets in a dedicated header file. Signed-off-by: Matthew Leung --- drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h | 22 ++++++++++++++++++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 2 ++ 2 files changed, 24 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h b/drivers/phy/qual= comm/phy-qcom-qmp-pcs-v10.h new file mode 100644 index 000000000000..6faca6d8736a --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h @@ -0,0 +1,22 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_PCS_V10_H_ +#define QCOM_PHY_QMP_PCS_V10_H_ + +/* Only for QMP V10 PHY - USB/PCIe PCS registers */ +#define QPHY_V10_PCS_SW_RESET 0x000 +#define QPHY_V10_PCS_PCS_STATUS1 0x014 +#define QPHY_V10_PCS_POWER_DOWN_CONTROL 0x040 +#define QPHY_V10_PCS_START_CONTROL 0x044 +#define QPHY_V10_PCS_REFGEN_REQ_CONFIG1 0x0dc +#define QPHY_V10_PCS_G12S1_TXDEEMPH_M6DB 0x168 +#define QPHY_V10_PCS_G3S2_PRE_GAIN 0x170 +#define QPHY_V10_PCS_RX_SIGDET_LVL 0x188 +#define QPHY_V10_PCS_RATE_SLEW_CNTRL1 0x198 +#define QPHY_V10_PCS_PCS_TX_RX_CONFIG 0x1d0 +#define QPHY_V10_PCS_EQ_CONFIG2 0x1e4 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index 76ac72410d31..7af77572970e 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -68,6 +68,8 @@ =20 #include "phy-qcom-qmp-pcs-v8_50.h" =20 +#include "phy-qcom-qmp-pcs-v10.h" + /* QPHY_SW_RESET bit */ #define SW_RESET BIT(0) /* QPHY_POWER_DOWN_CONTROL */ --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 12E762E5B2D for ; Fri, 8 May 2026 23:31:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283090; cv=none; b=TDX1QLZZSBkDPAQl2EITuctEoLTiJFIleX+AA/wEuXCeNyFUtEfYZB4iB9MBsO+CIIwPAJOX0aFbk+KXwc29HVjAi52kaUNmaLQV8Sbuaw+jkZTKHBn/62NBHrjk9Ms+4KRYEMvpe7jtW5LJYbI+5RboIpjS6fnrmp53Xbt5hOU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283090; c=relaxed/simple; bh=8Pt1Iry46S+aeKxOUquDig1kaHN7zoPCKWm77OKh1o0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ieVE8CUtKjqyDeDvH4dfYGvbCv0JsHi2l+40gxTgoveZ2kuPyQ6IenvWca5ZIJpgcr6Jlc5AAClScomBDvHnw1KvJU87107rh6hS83VHVixIa9Ps0ZAFDk2b3Pcw8/0c6HnYhjr0/24lp8Qw28X7Er3Z2zY9HSoSpcx1GocCTFY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ZzGzBejO; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=c6RzED5e; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ZzGzBejO"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="c6RzED5e" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648HU2hK2515326 for ; Fri, 8 May 2026 23:31:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= b2mlViog/YyqHq+jcQTv7WnwnY8MfXhr992hmCBoDqw=; b=ZzGzBejO+Iryk8zv NrxGOg/HcPnkAB43vCr3+FSRlBh2zXs/ubVuntAmrmPVxzCy/zI/tzQqlpG8qFw7 a7cWqtjmzY+Knfe/6A5xDd3ucuLfy8ZSgK7GcQ6HmXUsE3Geuxvfd6QiSrlqm+Yd P+F5QInxSFWhzLwX10ZSQ27vkUy4B2360sY4gCqD36mluTugwdvNWVD6cAe4hAhD zoPJZZB488HCKc/qpO+vGuFsdCDdMgyvbRY0RVMXP/T+BxonqhmK789XGcpx10PS 6bXaDi1K94AoP7kEi4mTS/kcbLYtYRxZufQAcuPY+G7QjmLyk+eGm01pYSzh+Co4 UXSq0g== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1m9nryxm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:28 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2c0f6593ef5so2723414eec.1 for ; Fri, 08 May 2026 16:31:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283088; x=1778887888; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=b2mlViog/YyqHq+jcQTv7WnwnY8MfXhr992hmCBoDqw=; b=c6RzED5eBTLZdel/Jfa+qPz5Y00soqtUmJI/3ABtMWCNLEp+1JHYc4VwFjt7Zk7HFp 40uvXYdwM/MEuMH/Hc4mziYoSaMcL0WNA790div87XNmuVor033wzgqlpvDXH/6guFKE jzRknBq3/o/s6+9Us++fR4T3AQz0Hy6oiRZcmrMsEfxZ//W0B5oDDAS2xH8EFN8cyllN PueqL+vfLtRS3KUet1Cukecvy17yZBYyMFvy82po9TJ92qcwJk4bcd4+QAP9URBjDGeM 6f+F7ArPXrNLVGJilbIePKSlgJgSpbFdNWG1kc6SOQnijnHt+FOu3b4yjmHwvYRQHJYi zv0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283088; x=1778887888; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=b2mlViog/YyqHq+jcQTv7WnwnY8MfXhr992hmCBoDqw=; b=a+Qd50hpkTXZDqDhHO2h9FXmhwp/1QhsP2rHZNKLd2jAfjMSFZT8Pxyz3WKnning/k E1jtTXWD9v7t0mDP2jYGpN4shyLpXWfaddjOAYmCfkLKEpSTX039HijdkQwYRab093Zr dvkKZtteD1KNnjftnZUn0QdDkUu4UvvweuuvyMo08iPi73Zjvqil/AtZZ6Rpez2R1Lbc H2jZJA7zeekkE3xB7/SrVdUbrWPOh7zUzBUH/xHx0CU4bQzZ2PsLuaOamK8I82G8RrDt J1kPghFUDcI0M+geT2b02SOyEiDS8NIeKuDYjBSuEa5jq1tzEQYzhwzbGTwWXnU3c4GU PNYA== X-Forwarded-Encrypted: i=1; AFNElJ/Y8IezhvH8uBplwCpuQZMyJBaJ8eMtfGgFFBL0TH3oENeghVbF2rkF/I/BNafeT9z+bkyuLTREgbQL/gs=@vger.kernel.org X-Gm-Message-State: AOJu0Yy2VySAZS6iuVSFSKgS/kS+d1r78sZw7v+jS1OWRirYM3gG2ZJY y9+sQaEdBM/tW/nsQaVU6GNhDkoebCIDaCxvEUUrLSj0UfpXCUGiKTUlGJpi/5ZTOaPksl0GjIf iKXtNtYmXfJ/AICaHKTUcw5mH5SCaJOFTrQCDVeV2LZoErdb2RjooJLaoFYzh3xy9QHkUBxDTe1 A= X-Gm-Gg: Acq92OGRi6TLG02S6C/M7Mw/tNap5VzXq1U+hltIUfSLOyxevXRjsc6s6y53KiMPG5j 7nkEM2AVihwF4ODgIJyzKOdtHIVNs26G1DHZD/tyWvitv1CdgM+5MgfN7BQPdwHGlvtrNIpTQHo 7qRoTyyzk0R+jY/kHBUnyONlORagPm71jenQmeAbSIReOhK+7NaIfPTPO8DAhvu6S5ZKDw5Be3H 479Drl9QAuP6xXy/UDKZ47cdM4MV7duhSr82WKqYpcv5oNcQU1aooeaijJwT8T0JToUJvYdwKMk Qm56LQZlUPz4TSugpCpxT5FLCn8EJdx/CkyxK+aBnY3tgdL1eiArZ/NzVsp0iqOYuDyp6QJLFit K3ZpEe8rBLRl8SG0vUELK3IYCLWUtiZgOBImBFUgPXDymMqUfPA8ALishNag= X-Received: by 2002:a05:7300:bb8a:b0:2ed:e14:7f5e with SMTP id 5a478bee46e88-2f54b899b3dmr6700468eec.34.1778283087654; Fri, 08 May 2026 16:31:27 -0700 (PDT) X-Received: by 2002:a05:7300:bb8a:b0:2ed:e14:7f5e with SMTP id 5a478bee46e88-2f54b899b3dmr6700442eec.34.1778283087089; Fri, 08 May 2026 16:31:27 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:26 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:20 +0000 Subject: [PATCH 05/10] phy: qcom-qmp: pcs-pcie: Add v10 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-5-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=1757; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=8Pt1Iry46S+aeKxOUquDig1kaHN7zoPCKWm77OKh1o0=; b=m2ywsU2DGNXxUhUIuOPFjA9wk8TahhnDTjaoCybhJUMJPNrznlkKV6dCqB9AbtQhI9wBb8wYP ZmYnKlb24CKAsDz5ZyEvpSRVU5/3lLltLW8TdnbI4MXydoSx5OR1gs+ X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Authority-Analysis: v=2.4 cv=DaEnbPtW c=1 sm=1 tr=0 ts=69fe7250 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=a_mrqaUjlmxG8iE0lbgA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-GUID: BIE2F-cetQvzMhfLNEWhhH2PVmCouH5g X-Proofpoint-ORIG-GUID: BIE2F-cetQvzMhfLNEWhhH2PVmCouH5g X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX5x7VD/aIst6E ITc4WdctQzt4G2a/ky2iuB3lwugRr20vhm5z0LnaspVBgfxf2ar5X27hhPMrMWDf7YfFxqlOloV WUplsuEkF1RuCA9n+P+h1xELa4nwQypMgRBOUmA4ngX07MVoan1i5Q6Az2pNPbC6PRXev3BbMoT cA4e8cdkhIFeeQe4ja5nTzUE1YVVXSJYsuO/2cKpXB6b78FAwg7b5PuVo/GUVzEfPyNzfIdP6yC cYCVmpbojenKp+eDx6FEGNZdmeF6TfNpNKp5pcS9Y83+2GSYM6mIl9La9Lfig+2FG8RdWmsBWFN lKyudu7maMLzJaOs0G37t/I0oXYrtvHIHIAd1iQ6O7jUnHY+ArTC2vA3juzVzpvnSLvpbZm9l31 6Wwlkq3Gut8LQ04SvRr6KpGlzuOO7poAHYOM59KIwY3apC9BDasqUqG/HL7Cr/Lx8GFctvFtzPo SI7MrKi1tssrKPLTu1A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 spamscore=0 priorityscore=1501 adultscore=0 malwarescore=0 suspectscore=0 impostorscore=0 clxscore=1015 lowpriorityscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC uses QMP phy with version v10 for PCIe Gen3 x2. Add the new PCS PCIe specific offsets in a dedicated header file. Signed-off-by: Matthew Leung --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 1 + drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v10.h | 18 ++++++++++++++++++ 2 files changed, 19 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index fed2fc9bb311..ba17e53d000f 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -40,6 +40,7 @@ #include "phy-qcom-qmp-qserdes-com-v8.h" #include "phy-qcom-qmp-pcs-pcie-v8.h" #include "phy-qcom-qmp-qserdes-txrx-pcie-v8.h" +#include "phy-qcom-qmp-pcs-pcie-v10.h" =20 #define PHY_INIT_COMPLETE_TIMEOUT 10000 =20 diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v10.h b/drivers/phy= /qualcomm/phy-qcom-qmp-pcs-pcie-v10.h new file mode 100644 index 000000000000..2cdcc211bd93 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v10.h @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_PCS_PCIE_V10_H_ +#define QCOM_PHY_QMP_PCS_PCIE_V10_H_ + +/* Only for QMP V10 PHY - PCIE PCS registers */ +#define QPHY_PCIE_V10_PCS_POWER_STATE_CONFIG2 0x00c +#define QPHY_PCIE_V10_PCS_POWER_STATE_CONFIG4 0x014 +#define QPHY_PCIE_V10_PCS_ENDPOINT_REFCLK_DRIVE 0x020 +#define QPHY_PCIE_V10_PCS_OSC_DTCT_ACTIONS 0x094 +#define QPHY_PCIE_V10_PCS_EQ_CONFIG1 0x0a4 +#define QPHY_PCIE_V10_PCS_RXEQEVAL_TIME 0x0f4 +#define QPHY_PCIE_V10_PCS_POWER_STATE_CONFIG6 0x0f8 + +#endif --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 156DC3624C9 for ; Fri, 8 May 2026 23:31:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283091; cv=none; b=ieWuzL29G0wkzXOcoENkTLIeHM72G0rZ6a53pdX4Ek/9ehjfiGtK/ZYTHaQ6XGIhSQNSKsXwTGhQ4PsRLuhltjOFpduIctijVUEezd/ah0HJajBkxpjin/Zvdard7+ZR3r2sQo+1uNPTILNeHzq/Bt2lPOw9Qwv6deUYSjbrDTs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283091; c=relaxed/simple; bh=l+CJCriIHCqSTKfqB3yNlnKfu4zi16GuU5MaRzEG1I0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=IzEgbLuIOqWggVL8t4mdM1L9EEv4jJqyiqdtUvvmbf/e37TT4C6zXvmHLpcFA7XpxRMdsq7gBOtjdm6dvHBuBiWD4Bi2YunTHl6iGt9Rikb549b//OP17geNQjnFy8lgtZA/iTLYHLnq+lRSiQgKnW8N9wBHVjB4StmqTaP2SsI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=U2HsJQUV; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=RLHx0KfX; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="U2HsJQUV"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="RLHx0KfX" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648G4o2m1116379 for ; Fri, 8 May 2026 23:31:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HbuSh7qg+z5cv7EQdenG/3gCq/0U8ci8jC/n3KJ+wyA=; b=U2HsJQUVcvNL/6ve 2Yr8rAZ3bxsPjYRnRlfHXCIZtuy2v5LMtU7Fo893QQY1XcPvYW3zH3d3qLsrm8Ee jatSjk57aLf88dWoHhKnd3Wg8Z7Eh0iVRq6qcvxFUMILDRhpRPY85K4cbpxwfR+m h6J2fN/XW/nXzPD3LBHzQhBSRdyz3IUunaWtyLlOS34pfJ760gcSE25BPvkXQnqE QjJqmqdWjpAo2MpDYXsNfBVrFee6Edr5rYwOI8Q9uSbR6CYn3MZCYuYtBnJ8T2D/ qz0PGhKYM8VdwtABAMv4cgY9w/WXcyD7p4q+PJf92GXDnOX8u4HPH06kW/xWMjmM YFo7OQ== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1k1ph9b4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:29 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2ee1da7a13fso3567962eec.1 for ; Fri, 08 May 2026 16:31:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283088; x=1778887888; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HbuSh7qg+z5cv7EQdenG/3gCq/0U8ci8jC/n3KJ+wyA=; b=RLHx0KfXDIMKHBUBHtuj+K54y3zP649QZwzGgAVSQT+RqHuvTK+UwHG/52ZiuBdouY Dx/Us/yxKHn06hhJyhZgivE8Ye3T09V3wMZ4M/zHY0plNK4GyyjS0hDU9ysekzyqI1nm MOCM+t+fTe/SkLFbWqfd9kzYOSGHIaMUo5bwqagHxL8FtQFr7UMfNjglknajUnMEzrF/ izFArLkhFog/WT5k2uTVR1iOAf5rn2pQaIYLmiqecW5O5432n4JFzcDZ3zwQ9s1Gw+VX ItIukpZy66K7CCjuRB+tNeyQrqeJD0bRHp7ULT/1EZ0RaVggnjyWtv7jvaObwEfIJtXE rLUw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283088; x=1778887888; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=HbuSh7qg+z5cv7EQdenG/3gCq/0U8ci8jC/n3KJ+wyA=; b=IaZETnMhLINkpR2BaxwRrH8AFiqHpOHIqsGDwSdwBgjJOyYvAOddK1WQaS2eVF2yGU AjzLswUXUFySQuoY88UKlo1KLU8ee9/if4qOHEipOan9xaZfgmlY9YgV4d7gsYDnv+i6 jgYgYsiqgK6LYSRoSoudtSG3U45N8pxJ/d8jtZzqBoW3BtmfjUnr/vul1nq4SQ95QVJN SgW5F8HeL0ViVdClkEsPPuU228E5A1LWKK92hR74xosETvkzIAh6qHb46sxP9K3KoE3s 2KESR/zJAeRYMTNAEHWhO8botdv7i4K0OJFH+GzJSPY4P4j1ns4TIWqSK8jhGBlu4EUs AOWA== X-Forwarded-Encrypted: i=1; AFNElJ8PNNKOe8wR48xdfUEjVJNFqpmWe1oXFyPvWlq7116SKNSq1U7LDEjsEOu7fPHoabenUX4DUUzyESjJVVE=@vger.kernel.org X-Gm-Message-State: AOJu0YyrcMZoIiw3jOVLE9TWIDSmYJd9wvRdwERIc4uLOR9aLLiDnAV1 Bxmvbg/pLBovDOdUBhZTkNW8V9xVpro7h7RZQupvpBk5X1EaFB8JLn2CUi+0b8aOcNaGds2y/dG v46aIsgOxKJepG4VyO8Hq0uflHz3vGudonM/oOhG68OH5nAbBZ/19rbOns4BOzvojtu2cWKhrPD g= X-Gm-Gg: Acq92OG/lY7RlmM1/ANYUuWZUsLsUHnGDyZns4zO/1BGJNy6RjtqCx/X3VccGqrZBm0 0zebXOkZ4anMHiOPtTsbKdbRRm8+oekMuaPFIbTy5Xm/CSiAlogIzY/LoZTCc/nJnjrsJeeLrVt vpaw06gzGFURzmU6ht9eD9UYcrmRpsl3dCOlVS4pgv8jCLLW0Z0jg8e3pFD0Aes0G1R+wIpewoJ Mx0jRt9SG1FZFGc4WW0BBmaj+pK+bg8eIud7uf+ecCFZJ29RH8UESXq0W2QmRKaLr8tFhJiXWa/ 1d8cpCBJkBLBbNPPAGpKG7bPNEO5S53Kd6QgJlZWj77PpcLpkAVS6ZU4V4i98XFq69F5u2V50eB +QSp2SLEP8h8T+5UZtQnMijMHAyJK+tSD25n/DKC9Wh3dH70Zbr94pGZFIMM= X-Received: by 2002:a05:7300:72c8:b0:2f5:23fb:9aac with SMTP id 5a478bee46e88-2f550b4320amr7478814eec.31.1778283088383; Fri, 08 May 2026 16:31:28 -0700 (PDT) X-Received: by 2002:a05:7300:72c8:b0:2f5:23fb:9aac with SMTP id 5a478bee46e88-2f550b4320amr7478799eec.31.1778283087845; Fri, 08 May 2026 16:31:27 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:27 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:21 +0000 Subject: [PATCH 06/10] phy: qcom-qmp: qserdes-com: Add v10.60 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-6-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=3662; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=l+CJCriIHCqSTKfqB3yNlnKfu4zi16GuU5MaRzEG1I0=; b=SQPGvg0Vr7HJhUFr2y1XzSHCV/4M0ZuKpm/xAp2rbdav4FYRezMMGfW6djNo9UDc6Q1udRlzM wBb7DPMmy8sAgTTaPdTZx8UOt9oAOCceVxbT6skE1QgVtk14BXGR+ap X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Proofpoint-GUID: 9L5z_KIjptvNXENfeLfYCgyrDTpfvrJ_ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX/uyAkzYRPRCf DvsqsCfFZJQBJBx7sRFWw4NT9fj5M1KNq0iynZaagMfXuG/UAHlSqURggSAA/0K5HJ7TkhXq7vU FAs6DK0hAKKrilnsx1bJSt3BVeZAH4ZUyQX5IdA4k9DxbSVJD4YoknVLcwIs/8R4b9lcKlmVd5f deRz7zVODOvFRloixrZd7CVtwDqBRJlU5JLmCOB9in6AaFpuKDpulwn2NBvE1rHdtCfLdpW3474 3kn+5AmdnI2ZhUPISEepTWW6BojoYus6jqw9R2bY06LnrN0P6erwbxvhdWmy7DF5Dye6vqque7R XerwVxZEfZSekkS78jjvVVre7fIJBJk6NLeU2MjOYI5y5ipgCWNrg7YTARCN4H6jEhgy5tW+po3 lbnqP5l7eEzREkB0H3MqHu9VCTTZBVmnveLbZbVkz9UYckf0z/E4Al/i1y39k/DuVgPqECCAd6j 4bJLmZlJWtflYeK5NZw== X-Authority-Analysis: v=2.4 cv=COwamxrD c=1 sm=1 tr=0 ts=69fe7251 cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=MN0C-abDVP1yrleAEAUA:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-ORIG-GUID: 9L5z_KIjptvNXENfeLfYCgyrDTpfvrJ_ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 bulkscore=0 priorityscore=1501 spamscore=0 phishscore=0 suspectscore=0 malwarescore=0 impostorscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC uses v10.60 register definitions for PCIe Gen4 x1. Add the new QSERDES-COM offsets in a dedicated header file. Signed-off-by: Matthew Leung --- .../phy/qualcomm/phy-qcom-qmp-qserdes-com-v10_60.h | 55 ++++++++++++++++++= ++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 2 + 2 files changed, 57 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10_60.h b/drive= rs/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10_60.h new file mode 100644 index 000000000000..39351bef8b63 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10_60.h @@ -0,0 +1,55 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_COM_V10_60_H_ +#define QCOM_PHY_QMP_QSERDES_COM_V10_60_H_ + +/* Only for QMP V10_60 PHY - QSERDES COM registers */ +#define QSERDES_V10_60_COM_SSC_STEP_SIZE1_MODE1 0x00 +#define QSERDES_V10_60_COM_SSC_STEP_SIZE2_MODE1 0x04 +#define QSERDES_V10_60_COM_CP_CTRL_MODE1 0x10 +#define QSERDES_V10_60_COM_PLL_RCTRL_MODE1 0x14 +#define QSERDES_V10_60_COM_PLL_CCTRL_MODE1 0x18 +#define QSERDES_V10_60_COM_CORECLK_DIV_MODE1 0x1c +#define QSERDES_V10_60_COM_LOCK_CMP1_MODE1 0x20 +#define QSERDES_V10_60_COM_LOCK_CMP2_MODE1 0x24 +#define QSERDES_V10_60_COM_DEC_START_MODE1 0x28 +#define QSERDES_V10_60_COM_DIV_FRAC_START1_MODE1 0x30 +#define QSERDES_V10_60_COM_DIV_FRAC_START2_MODE1 0x34 +#define QSERDES_V10_60_COM_DIV_FRAC_START3_MODE1 0x38 +#define QSERDES_V10_60_COM_HSCLK_SEL_1 0x3c +#define QSERDES_V10_60_COM_SSC_STEP_SIZE1_MODE0 0x60 +#define QSERDES_V10_60_COM_SSC_STEP_SIZE2_MODE0 0x64 +#define QSERDES_V10_60_COM_CP_CTRL_MODE0 0x70 +#define QSERDES_V10_60_COM_PLL_RCTRL_MODE0 0x74 +#define QSERDES_V10_60_COM_PLL_CCTRL_MODE0 0x78 +#define QSERDES_V10_60_COM_CORECLK_DIV_MODE0 0x7c +#define QSERDES_V10_60_COM_LOCK_CMP1_MODE0 0x80 +#define QSERDES_V10_60_COM_LOCK_CMP2_MODE0 0x84 +#define QSERDES_V10_60_COM_DEC_START_MODE0 0x88 +#define QSERDES_V10_60_COM_DIV_FRAC_START1_MODE0 0x90 +#define QSERDES_V10_60_COM_DIV_FRAC_START2_MODE0 0x94 +#define QSERDES_V10_60_COM_DIV_FRAC_START3_MODE0 0x98 +#define QSERDES_V10_60_COM_HSCLK_HS_SWITCH_SEL_1 0x9c +#define QSERDES_V10_60_COM_BG_TIMER 0xbc +#define QSERDES_V10_60_COM_SSC_PER1 0xcc +#define QSERDES_V10_60_COM_SSC_PER2 0xd0 +#define QSERDES_V10_60_COM_BIAS_EN_CLKBUFLR_EN 0xdc +#define QSERDES_V10_60_COM_CLK_ENABLE1 0xe0 +#define QSERDES_V10_60_COM_SYS_CLK_CTRL 0xe4 +#define QSERDES_V10_60_COM_PLL_IVCO 0xf4 +#define QSERDES_V10_60_COM_SYSCLK_EN_SEL 0x110 +#define QSERDES_V10_60_COM_LOCK_CMP_EN 0x120 +#define QSERDES_V10_60_COM_LOCK_CMP_CFG 0x124 +#define QSERDES_V10_60_COM_VCO_TUNE_MAP 0x140 +#define QSERDES_V10_60_COM_CLK_SELECT 0x164 +#define QSERDES_V10_60_COM_CORE_CLK_EN 0x170 +#define QSERDES_V10_60_COM_CMN_CONFIG_1 0x174 +#define QSERDES_V10_60_COM_CMN_MISC1 0x184 +#define QSERDES_V10_60_COM_CMN_MODE 0x188 +#define QSERDES_V10_60_COM_VCO_DC_LEVEL_CTRL 0x198 +#define QSERDES_V10_60_COM_PLL_SPARE_FOR_ECO 0x2b4 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index 7af77572970e..85da2581ef90 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -42,6 +42,8 @@ #include "phy-qcom-qmp-qserdes-com-v10.h" #include "phy-qcom-qmp-qserdes-txrx-v10.h" =20 +#include "phy-qcom-qmp-qserdes-com-v10_60.h" + #include "phy-qcom-qmp-qserdes-pll.h" =20 #include "phy-qcom-qmp-pcs-v2.h" --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3BF74364055 for ; Fri, 8 May 2026 23:31:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283093; cv=none; b=M49vy6oDkKvG4m0kQ/u63m8N7Hwjw6ClhiapNyQUf0a2OgKepb8P90ZxILM0HwpW2YmdToPxBfAiiFJ8VAZgqy7fjAtPKzb925YH5nZgONUi2JqW4DU4H5W7Sk2gB/gpTEC+CudIuUrRo3sYBPlFdZwJBaPCMD/x07FkHhgOKrs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283093; c=relaxed/simple; bh=vfLZQA0CCbl1QXldfy6CoH4yZcYAenCkW3y8IH9Sbb8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=atOq1sB293uKsIobjqegKJBNmoV9/xKEgz9FvelZmzht6BLMV0Osc5L9SM8G9pU+6ZSCOsXr4H+6JDKxYbDTx3e+YLLcWgs0xk/71ZL/ZlkVYSpSJ1g2nAvQLLZdL+mwbH6LhPG55tyh9cCaXxXDgdJnpw8nSMbTYfE15RPpkQo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=icIVKM0j; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=GBLy+zLW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="icIVKM0j"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="GBLy+zLW" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648LBxeQ852118 for ; Fri, 8 May 2026 23:31:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= cZNiqJWbEkNasW3EjtPd4UizYzo77rAvgCzDeRMLYD8=; b=icIVKM0jpMTPynEE /0/QWh64sskgsZiSjtXRuhVEeO0v7IHN88FBHAWUijTNDZ5Y7/71NtCTFZSPDb4M 0/FkGtSGTihXGwxsxCVxDxWxlgZyCVuXrvcWUySAw3Ktp1U2Sp4EETgeamLdJr0L kiVVh2/tV3yHcHM6yZN68fQvXz0DXL0KF3KXNWdiJWUHiir0OFxyCMkM31lQ9dmO Iz7DMke9fETF4oku2kFFcCizJCLNMBw9ONi05fwbaHjwhBmKC0VnSieJViuKhMys f5uZ4YAGDgR5dXqHiV9T1mHlBtAF0bffj/Agd8GQnqL8gVIT9v1FvFV0dENxTnZc vHGmOQ== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1fptj9gg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:30 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2c16233ee11so3631613eec.1 for ; Fri, 08 May 2026 16:31:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283089; x=1778887889; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=cZNiqJWbEkNasW3EjtPd4UizYzo77rAvgCzDeRMLYD8=; b=GBLy+zLWre8omSp1HMPS304zSfMNBmsIFlFTo9SLZW5LqYWA6Suh7mbMbYLVowyzia yHcMOq6nuAmc4+7IRNZttiaq3xbv1lNmbqQeuFUCLQUnkbDIhTvQL3plaZ6zbJywjgXd ZyaeyCjKGLye4NtzGN5ejYMRRbPir/sfqpdP6pS1Cx8CZb1p8mrXStSLlirJTSce1AWp 5j+6xvzsC7S73+4j6QVnPDA1NJrN0I05+rPm3QRP5nBNfNt013nvNJ/xuh4ohosdeuOn enqGkRV31FgDI7tQtx7OZIO245iQO4rqOokE0c3BhpvOydhbQSPOEXV25vQsHfuFaghS E78Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283089; x=1778887889; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=cZNiqJWbEkNasW3EjtPd4UizYzo77rAvgCzDeRMLYD8=; b=V40ID6JJ1wVoJSuWCVEPcH1Z8MPXF7JC+JlMqtuuveOO0TxQV/0eQ/AxWDmO/SzNNp nSIu8vtjUkjBqmp0w//r/XynUvvmZ0LTjmBloyuuL8OOVFG8H283ClTkhA4UgZVSIk7+ 3dRMIWMiYG/P/D1RnDuIPI542DjAotJ/le9kUuDfg/ufA9swxZ00+eO8NaR5p/VqCy9j G10aE0tosdJXyu8II8oAnL2sCaH+g67iVCaGAsMABL2JUyKi+nG08nX9Y+oMh8rpy1Vb aQgiq9P/lfc/p5THZEZ0WYHezA7FgqbBDO4NeGLI8PWOcNc0lBxwhaNyiYZcxMOznE9E CjQQ== X-Forwarded-Encrypted: i=1; AFNElJ/SGT0xtUpcJcjlE+AMe44kbqnQCP8E/SJ9W+AP1WiIi0oAqgUapqtWQaUqeVjYOStWmuYn4sUaqofvgBA=@vger.kernel.org X-Gm-Message-State: AOJu0YwjtUsySTrd6SxW+zxenAjraOqx4XWEmRKUi4oSF827nCDYbKh7 gNPtR3pmZQ/hq4hnEa/ifEgJMxpQtr+QEod8XjBxjbyDLopbjvw7WGkrs0FVKvfG85wO0Vm+80y jTtAFpbyl8FOaTCTO6FkL7kAuB9mqgCtfBQUKuew4jUHFiX1g9CZfbvIku/owZj5ARYc= X-Gm-Gg: Acq92OExSxM0oAAKtNWNoPBDekiImSor+g1yqo/cG6zQ53UrmkEWUDxaayWPM2JI8WY BbOdq4dHAK1ncrn3CQR12TTrgcEHVfO+ZOmISR96Q7s5f/nfuUyYXTGwvGvKdbgV5/lu32lFW7T 0u8JI49ZB1cjLfNwZFCzTc3/S9QpWQYTYn3AiD3w+pO2QGvlg3hL1eiC7lFthsk5gG2JmwH/97/ gCH3V2ri3FJEpFnbn3/BA/ayyIRmlxqfyMSqHiEI+ko8aZitFcMV7WHysjQBm+pBaqHxg5l8f3E FPWDCR3MaUUgyBFE5r4C54Eckw/Ta72OX6j0uNyRaUyUn5+GH2daS6eBL6KTI8cg6ZKEdQE0AY/ 1zGxTzcceP+f2W+Z46GrKWJxfAd3vdOEXjLXHNt9WsprG1VRdpTBA4h87L74= X-Received: by 2002:a05:7300:724b:b0:2f8:1f2b:bb5d with SMTP id 5a478bee46e88-2fb4dc64acfmr72309eec.25.1778283089335; Fri, 08 May 2026 16:31:29 -0700 (PDT) X-Received: by 2002:a05:7300:724b:b0:2f8:1f2b:bb5d with SMTP id 5a478bee46e88-2fb4dc64acfmr72290eec.25.1778283088658; Fri, 08 May 2026 16:31:28 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:28 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:22 +0000 Subject: [PATCH 07/10] phy: qcom-qmp: qserdes-txrx: Add v10.60 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-7-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=7004; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=vfLZQA0CCbl1QXldfy6CoH4yZcYAenCkW3y8IH9Sbb8=; b=bmvtUYIFshNewunoSVhSb6tAx1rE1/5kX2iA1qfTi3W7ZgACnNKSjABOatUqv0yJLGU1/zpmG 3+44mZ7aNqmDz6nrgeGrJBaXZtYl6n2vsW6B4zDjsR0EXYs8kDTL2b8 X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Proofpoint-ORIG-GUID: 8QpFQlueVAlDcMzUXYzQqjTE3y95BhxL X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfXxu9wuMe6l4lj M0+umEaYbQsQJzuwlVbqmqWI6NJyLs19cbk0axthOSYinSKw6Y1sT21ouLL7relPxLWqEbsIuYI rWND4nZAw/zgAhAL0mGgca9+xgRF41EfIxM44eryH06CO7kyVctD/bolNU1k7zldDaJ25RvT2R5 QSU1FPPG3DBXL9LORpYXJO/MC+UYU0QMPpmDEDThplm6d0J6DyJ8GVWcmm5gNPUTmzjSGW5Ce3Z daqV1wxa58vdm5cxDoc9DrvqEotAZ1LuKAHshnLWZ4WoZ6CK2IbkyNx1waDJT5NFv/9n1QZphPW QSYX5kPx1ldeSDBS5UynvzsUfCkGl9c0y03uKfZd9j7K8LNEYuz2l0z+isnZiB42GfD3/c7aJlm drRc9F57LpnyOBdkuMCrKCVH229iw5QCBDWK7SmKA62fmttd3irX6cU/+/1dgWcL+WVIUk+Hre/ 5vHTvPMZwD/hXaggxMA== X-Proofpoint-GUID: 8QpFQlueVAlDcMzUXYzQqjTE3y95BhxL X-Authority-Analysis: v=2.4 cv=IYi3n2qa c=1 sm=1 tr=0 ts=69fe7252 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=3YFJjVyaoLhYZoL7l5QA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 suspectscore=0 impostorscore=0 lowpriorityscore=0 priorityscore=1501 clxscore=1015 bulkscore=0 malwarescore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC bumps the HW version of QMP phy to v10.60 for PCIe. Add the new qserdes TX RX offsets in a dedicated header file. Signed-off-by: Matthew Leung --- .../qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h | 109 +++++++++++++++++= ++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 1 + 2 files changed, 110 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h b/driv= ers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h new file mode 100644 index 000000000000..3150a494685e --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10_60.h @@ -0,0 +1,109 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V10_60_H_ +#define QCOM_PHY_QMP_QSERDES_TXRX_V10_60_H_ + +#define QSERDES_V10_60_TXRX_RES_CODE_LANE_OFFSET_TX 0x034 +#define QSERDES_V10_60_TXRX_RES_CODE_LANE_OFFSET_RX 0x038 +#define QSERDES_V10_60_TXRX_LANE_MODE_1 0x080 +#define QSERDES_V10_60_TXRX_LANE_MODE_2 0x084 +#define QSERDES_V10_60_TXRX_LANE_MODE_3 0x088 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE1 0x0c8 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE2 0x0cc +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE3 0x0d0 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE4 0x0d4 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE1 0x0e0 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE2 0x0e4 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE3 0x0e8 +#define QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE4 0x0ec +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL1 0x12c +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL2 0x130 +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL3 0x134 +#define QSERDES_V10_60_TXRX_UCDR_PI_CTRL4 0x138 +#define QSERDES_V10_60_TXRX_SVS_MODE_CTRL 0x19c +#define QSERDES_V10_60_TXRX_RXCLK_DIV2_CTRL 0x1a0 +#define QSERDES_V10_60_TXRX_RX_BAND_CTRL0 0x1a4 +#define QSERDES_V10_60_TXRX_RX_TERM_BW_CTRL0 0x1ac +#define QSERDES_V10_60_TXRX_RX_TERM_BW_CTRL1 0x1b0 +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE1 0x1b8 +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE2 0x1bc +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE3 0x1c0 +#define QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE4 0x1c4 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE1 0x1d0 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE2 0x1d4 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE3 0x1d8 +#define QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE4 0x1dc +#define QSERDES_V10_60_TXRX_UCDR_PI_CONTROLS 0x1e4 +#define QSERDES_V10_60_TXRX_AUXDATA_BIN_RATE3 0x200 +#define QSERDES_V10_60_TXRX_AUXDATA_BIN_RATE4 0x204 +#define QSERDES_V10_60_TXRX_EOM_MAX_ERR_LIMIT_LSB 0x218 +#define QSERDES_V10_60_TXRX_EOM_MAX_ERR_LIMIT_MSB 0x21c +#define QSERDES_V10_60_TXRX_VGA_CAL_CNTRL1 0x280 +#define QSERDES_V10_60_TXRX_VGA_CAL_MAN_VAL 0x288 +#define QSERDES_V10_60_TXRX_GM_CAL 0x29c +#define QSERDES_V10_60_TXRX_RX_EQU_ADAPTOR_CNTRL6 0x2b8 +#define QSERDES_V10_60_TXRX_SIGDET_ENABLES 0x2d4 +#define QSERDES_V10_60_TXRX_SIGDET_CNTRL 0x2d8 +#define QSERDES_V10_60_TXRX_SIGDET_LVL 0x2dc +#define QSERDES_V10_60_TXRX_SIGDET_DEGLITCH_CNTRL 0x2e0 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B0 0x314 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B1 0x318 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B2 0x31c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B3 0x320 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B4 0x324 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B5 0x328 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B6 0x32c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B7 0x330 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B8 0x334 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B9 0x338 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B10 0x33c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B0 0x340 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B1 0x344 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B2 0x348 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B3 0x34c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B4 0x350 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B5 0x354 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B6 0x358 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B7 0x35c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B8 0x360 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B9 0x364 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE2_B10 0x368 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B0 0x36c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B1 0x370 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B2 0x374 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B3 0x378 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B4 0x37c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B5 0x380 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B6 0x384 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B7 0x388 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B8 0x38c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B9 0x390 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE3_B10 0x394 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B0 0x398 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B1 0x39c +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B2 0x3a0 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B3 0x3a4 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B4 0x3a8 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B5 0x3ac +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B6 0x3b0 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B7 0x3b4 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B8 0x3b8 +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B9 0x3bc +#define QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B10 0x3c0 +#define QSERDES_V10_60_TXRX_Q_PI_INTRINSIC_BIAS_RATE32 0x478 +#define QSERDES_V10_60_TXRX_Q_PI_INTRINSIC_BIAS_RATE45 0x47c +#define QSERDES_V10_60_TXRX_SIGDET_CAL_CTRL1 0x4c8 +#define QSERDES_V10_60_TXRX_SIGDET_CAL_CTRL2 0x4cc +#define QSERDES_V10_60_TXRX_SIGDET_CAL_TRIM 0x4d0 +#define QSERDES_V10_60_TXRX_TX_BAND0 0x4e8 +#define QSERDES_V10_60_TXRX_TX_BAND1 0x4ec +#define QSERDES_V10_60_TXRX_SEL_10B_8B 0x4f4 +#define QSERDES_V10_60_TXRX_SEL_20B_10B 0x4f8 +#define QSERDES_V10_60_TXRX_EQ_RCF_CTRL_RATE3 0x53c +#define QSERDES_V10_60_TXRX_EQ_RCF_CTRL_RATE4 0x540 +#define QSERDES_V10_60_TXRX_PHPRE_CTRL 0x5e8 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index 85da2581ef90..e461a000da48 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -43,6 +43,7 @@ #include "phy-qcom-qmp-qserdes-txrx-v10.h" =20 #include "phy-qcom-qmp-qserdes-com-v10_60.h" +#include "phy-qcom-qmp-qserdes-txrx-v10_60.h" =20 #include "phy-qcom-qmp-qserdes-pll.h" =20 --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1B01336681B for ; Fri, 8 May 2026 23:31:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283094; cv=none; b=AfGX5QlbJ303gXQMYZJAS08CMTtbf5nVyWRPQSLPjWxwypdrtlxGBYYc3JYMPCTPk00U5x9xSk+FcQ8pBV+K+v4bZJYs0//Ogvs3GJUwLabdw0s5KDCIe4vBC8nM/Y7Uctkug/EeTLqJMhgQlYmg40W1arm77DRlHEkriudqoAg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283094; c=relaxed/simple; bh=2ILPtmC6htJwupXVcqBNOJFTUtBdC7zGearGnbGCWow=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VbtvzQIGC7FR63DJsZqCCTt4eZjJqdv3y8kVr7GMqKjBJzrZF8zKQweeX9I60fxZw1VL5uRL0ZjDse1vNLLAGdMttBqx+Y3y8C3KUWb/TBO6KaeNlsBr4zi7vaxl4rtk4bvet6zLb5GjE69bqk7eO4lYHaf7FzgIq4BqvFC39i8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=U2akJPGV; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UHHl5Brp; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="U2akJPGV"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UHHl5Brp" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648MFRFv257852 for ; Fri, 8 May 2026 23:31:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= z2jDYFyWFwiBr8ROyqOwhRj8gSALzKVWOWbM241VcAk=; b=U2akJPGVtGb2jLF1 VyAMgiBrbxGw+R+Ubus+qhyeuGmGeoDs3IDBQHy9475bqeF/vxJ0F+BjOpx/YrzR fB1sfWCZPwddCHY7XMg+LumGk9Lp8kseKx0wy8+VIB5lmN+u8xoWz7FrskiLl09v 9G82T2RbZgU8MpWhBwBHA9zBaiRimOsj8F58VgBWB3nyxHebSFHCFvp12V/TDQsf 9OaXB3OtE6T6+NXvw/mGIf6iLWUs5RcsUk5CN/hwq7yysALRdJd6hdTMoYdaA7f6 RdICfh6og1ASmClnxnaob3FjmT8DDez29vtVHSAqUaX1so37MjW4iNReIek4DfCh JXnuBA== Received: from mail-dy1-f200.google.com (mail-dy1-f200.google.com [74.125.82.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1auekewt-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:30 +0000 (GMT) Received: by mail-dy1-f200.google.com with SMTP id 5a478bee46e88-2ee34588671so3728708eec.0 for ; Fri, 08 May 2026 16:31:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283090; x=1778887890; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=z2jDYFyWFwiBr8ROyqOwhRj8gSALzKVWOWbM241VcAk=; b=UHHl5BrpFyNrNHXB9EQMYcoze6noL41itSr/oGF8r1h/o/jas/wysCfuPNiI9MV7z7 9s4yS5++eWrOXKDp5QS7GVatlGOCjNIwaOEOsaYBszPe/MuJIgbtteJWnLRLt2Xm/WCt +zrip0RUulRJ3OcRYzajzCc9fEG+J8WcJxWmN4MbnohCy+u4eLKxiavxB7TxmhHeolqI H5z3Z0sUZlAciwpIiy/o0wxtd3cyf0pbmI1XpflrErS3RnbqiFtTLphv5H0EtNPFR3x1 cP5Zr7ZZNFq8sweNs5uQ4ghrdt0sNGcCu8WqDaYD8SYqx0Sfooizb8zOiwBGpKbDx/4n RAHg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283090; x=1778887890; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=z2jDYFyWFwiBr8ROyqOwhRj8gSALzKVWOWbM241VcAk=; b=n2W5uHuqhYdPasio+Mdkwc8WoYHeC9CGpnuDlNshrTJY1q4cGBTjArWuYqAiXAikIN Xh0zGb3qfXqD4KaRilRsUIo3u+4DxUbW4F9DozWh7jnGhx6+FEsJcFIvTYchZq0OZq5f yG9TSJdvFwkwY9bLFaRMXjYwoxFXjeuXEvUiMdPpRYogmY6ctoBXRtp+RSsz5N2XuYI7 2DWdxo0/mbmSaKzWn4qByPV65NU73+KOpk9OFPTSaZguIMDgyfGBVk3atkNRtSkFHFy3 CTe8+Ww5LpFyaG4/4v/sLjA3FWtDslBlpvf8HSNcdonwOh1tXILb/9HD5Dm618LJoaU7 d0IA== X-Forwarded-Encrypted: i=1; AFNElJ9QceFMVNrCM4dTwlrt+0TsKP2f8j0WjG60OCDk/30zLN/8YNMtAvlNnZM3vCfoMVbgvGC9RgK6egxftEQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzWAyPev/wc2XoHAvJxWfDthY0Yi9gsLJOYnI5O6FJSrv1ob9l+ mq1SpPmcKydKYWru6dNyGYC3WY28kUxAHNnuP8Tvy2q0zjETQNf+wQo1pfAHZnas41a0mxnaMPa tuD/vnOVlYHa3jPBzKax0Ve3cyo3F8O1sHMtnjxzoJUdINjuV/uHqXd+pNija5CAHroE= X-Gm-Gg: Acq92OGTtQMY/kVOZRH3RKnqRYroZ/gsh0as/mDfp1zlvFAAotZGHoJlQD60/OJbR7i c0J9wP/kXi3YdvPP3ZDHn0BeNqhj+Y8Wh5DgayOibbPBo4IlpTranAcMYZvEddtcrgxkmxuE63W 3l3sIBsrCD94wlFN2mphbKhiWH1D/LBjekJEYUrBKMKBDHmn4rrXrxWpt4ONAZ0ESslmmblm1t1 RfFCaUXKFwyw1DXMlzPANg+LUEExedGv57yf29ibsrEoI9FaEHECIupoi6CvO7Lq8goVkkkpD56 FQARx0T/pFInyKljCPDQzZAXtl1H/xxpDVM+8dIWCRRrBBRmoZMqBgtPIT09LIfd71X+WbYr+Hr drznQvqOveWZ2TQrL63fBihFQHiluqJnI5K7kACRtiDquGfjRJfCe7zJl67o= X-Received: by 2002:a05:7300:4313:b0:2ed:e14:42e7 with SMTP id 5a478bee46e88-2f54b068c4fmr7179512eec.32.1778283090038; Fri, 08 May 2026 16:31:30 -0700 (PDT) X-Received: by 2002:a05:7300:4313:b0:2ed:e14:42e7 with SMTP id 5a478bee46e88-2f54b068c4fmr7179484eec.32.1778283089490; Fri, 08 May 2026 16:31:29 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:29 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:23 +0000 Subject: [PATCH 08/10] phy: qcom-qmp: pcs: Add v10.60 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-8-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=1895; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=2ILPtmC6htJwupXVcqBNOJFTUtBdC7zGearGnbGCWow=; b=9X/Fm33TZjr4AzS45pxwdMzaAydcOfoG9fPGrGiA5IkBCbFNsvCvp1zs1OEql78mocn9qMGK6 8L64aV4TnsGDB3o/H0CL8R5vVcniIMti1GcUrKxkka+w+i8XAXQzsJK X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX4MaZDYdix4lC VntFKA54OWDDpiNjmqodl00aPKI1+ZbXI92734JL3mMbkIaUMPPPFtuaG6htOpbAzpHfTDTdOPn DWCxrT2Kc/2pGJTH9JLdkGfc2MuZexDvEiIYaLVL2eM6yDQZikEDuLEsl9rWJg8K95j6rOeJl0d W0RvSp320UcjC4ZAtKt1rUuydiMiF9cVjvI7Kgjmjj75e53MrLlc9LHE7vjHVBLPwSnKtJvySAA pMCFELEX2WInbTtaNop/kWylOdUSvQB7BCOK1XnppjSf7NNKPJOxIDi5m+Eyd9xhNA4Yvs3ylKo OEC5wBHNQGfOVotw77nZcL7ZgMDIdolUIL6IAOErayD/pwYkFtvxJ6ZKkK7X4Me/f9F7Ftp8cnJ 3jZFJ+oy/DdlbKMsu8TQjOBblCN9SRDPWtFeg4ItmMGDEGLTcTjGJh+jEjL+47jxhw3rAejxDq+ bKDHOpqnGBzRiP1tzfg== X-Proofpoint-GUID: qHH1H1iO0LXs46i4hq3hpra21HQBLIyx X-Proofpoint-ORIG-GUID: qHH1H1iO0LXs46i4hq3hpra21HQBLIyx X-Authority-Analysis: v=2.4 cv=fcydDUQF c=1 sm=1 tr=0 ts=69fe7253 cx=c_pps a=PfFC4Oe2JQzmKTvty2cRDw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=pc03IfIZ1lXN1Xjd0rsA:9 a=QEXdDO2ut3YA:10 a=6Ab_bkdmUrQuMsNx7PHu:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 bulkscore=0 lowpriorityscore=0 phishscore=0 priorityscore=1501 impostorscore=0 adultscore=0 clxscore=1015 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC bumps up the HW version of QMP phy to v10.60 for PCIe Gen4 x1. Add the new PCS offsets in a dedicated header file. Signed-off-by: Matthew Leung --- drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10_60.h | 23 +++++++++++++++++++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 2 ++ 2 files changed, 25 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10_60.h b/drivers/phy/q= ualcomm/phy-qcom-qmp-pcs-v10_60.h new file mode 100644 index 000000000000..fe0279ac4e4d --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10_60.h @@ -0,0 +1,23 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_PCS_V10_60_H_ +#define QCOM_PHY_QMP_PCS_V10_60_H_ + +/* Only for QMP V10_60 PHY - USB/PCIe PCS registers */ +#define QPHY_V10_60_PCS_SW_RESET 0x000 +#define QPHY_V10_60_PCS_PCS_STATUS1 0x014 +#define QPHY_V10_60_PCS_POWER_DOWN_CONTROL 0x040 +#define QPHY_V10_60_PCS_START_CONTROL 0x044 +#define QPHY_V10_60_PCS_G12S1_TXDEEMPH_M6DB 0x170 +#define QPHY_V10_60_PCS_G3S2_PRE_GAIN 0x178 +#define QPHY_V10_60_PCS_RX_SIGDET_LVL 0x190 +#define QPHY_V10_60_PCS_ELECIDLE_DLY_SEL 0x1b8 +#define QPHY_V10_60_PCS_PCS_TX_RX_CONFIG1 0x1dc +#define QPHY_V10_60_PCS_PCS_TX_RX_CONFIG2 0x1e0 +#define QPHY_V10_60_PCS_EQ_CONFIG4 0x1f8 +#define QPHY_V10_60_PCS_EQ_CONFIG5 0x1fc + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index e461a000da48..3a4a0a9a9e4d 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -73,6 +73,8 @@ =20 #include "phy-qcom-qmp-pcs-v10.h" =20 +#include "phy-qcom-qmp-pcs-v10_60.h" + /* QPHY_SW_RESET bit */ #define SW_RESET BIT(0) /* QPHY_POWER_DOWN_CONTROL */ --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8EBD7366DA3 for ; Fri, 8 May 2026 23:31:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283094; cv=none; b=Y43hBKouqAZm15yiQNtgDEoAU4AjPbfIEpq+GeQ3kiofiGXiSB4ibq3nZ9EFwTPC66hEc27NGfvKtMimxnbg+nhRqRDZCiEt6CMHfxykjLTskiefQGeZtmaiS36VwFESmaCJgBKZlFVfpBxmS086FqpQKX/lcvPUjDJqPcQhjL4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283094; c=relaxed/simple; bh=wMHU3nK1VVHDCcTUl8O7/aLbjFc69oBh4Oult/TQmuk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aFBcO2nHlmMdxbikMQJOUY6lDoOXcBN+n+wxWfjF9oUT5JmnFAaQ6oJ/fREXGWAfc0OO3wNVj5ZOb0QReXh6M+4L9hVA6nxLSj7zeuksVeoCUFOugq/cU09z+PLxcw/qtJSUGv6X9CyAEBYaB/8rxdD9iCSrXcOBl4EusDa/rMQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ieC100vV; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=FQkIoAhn; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ieC100vV"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="FQkIoAhn" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648HdnQ9874045 for ; Fri, 8 May 2026 23:31:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 4Jwq4UTLu8GMYR6Kz5tygrHUgfDSbc+Ycn5uxVJf+w4=; b=ieC100vVZUxzDJgS cey/DAr9bVWpAizP+6VCR1rM+6LHiClNFtHvGF8GcWgCPWn/QIqdmwhAdOrrbHA7 mNvVs0vKNKxR66YUvwiK7zqfpz2+RyHLAUKt30zhpeAHPYcHiQjiYn+7VGpih/OT wpJMiWzRclAy+xplg28v0L5J9+HQl/SPWCaeH8eIrRy0XnWuMVf4CnNTe15OJDGX TNp7JrxLCW2Rs+7us53fefj3cVDYPwRup/ATEge0CgSPIE7quB+z3YDUY07hxALP 2sQI+0boQxn8sSQATG4URjTXQokq07X9rXKkCI7u6bLBcRhWYD0Foz2eAEQUjXnN JgFfng== Received: from mail-dy1-f199.google.com (mail-dy1-f199.google.com [74.125.82.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1me80xcq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:31 +0000 (GMT) Received: by mail-dy1-f199.google.com with SMTP id 5a478bee46e88-2ba8013a9e3so4241953eec.0 for ; Fri, 08 May 2026 16:31:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283091; x=1778887891; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4Jwq4UTLu8GMYR6Kz5tygrHUgfDSbc+Ycn5uxVJf+w4=; b=FQkIoAhnVh/B089sPPlQp7BsExZzcIy+rEClG0xMV67OxsrfPJNmW/lWiVs1iP2aSL sBiRTki6JpiEya7yzShfTHO+oAvHQvWMgrADDKHmdul4rXvMlHsdSv5hkrEAx2u44flJ 9Eyj+cmWVQlb/bVjO4dHELY9A3dyPp5TLuS/rxtArfW0LxTuudkl3hyWGWatTC/9h+Ay 1dqIdkCmvihtUINxeXOOVQxvbfNyjTx//YRMrWTo3Gv5pYBQJN/b2UPPoi4Pk9kXd96S G6Js1sTJuuO3n4XwWttzevwV9TwjwRvdi25e5KHBu5bvOwgvs2//Tpi9vQ8WHkUsJTu4 NrZg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283091; x=1778887891; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=4Jwq4UTLu8GMYR6Kz5tygrHUgfDSbc+Ycn5uxVJf+w4=; b=PTeuBwd4Cvskl/HXf+Bzxj6zeexSj5V1IoqI6W5HljnEFoSPNeBZ8KcmiaGDaqpMhz daMWkUqvZczFuM1Gl5mwYXeJH4mjSTLrPk7uk1hoy47c+eWQiOA0qCdhhqtoYATCfIqe /6n/Enpl9lW0kyTmx8YzQyjkRKEuZw9XXlyBe3pjpOOIMWN7YwU0NtmyB7nPtyWxvLxy dS4SXxlo/EwkFQDmnLTZNWL+l3JGo/lqGmnFEmZ7HsYOmgBkPlC4+k2qX3Ctjc3uaGtc iOmoGnP+Z/nMS7YRzapgKt4sfYfVP6/RaEZKtMqaAOaIbHnWHbkrn7IT4/TeAivjfOdk LgTw== X-Forwarded-Encrypted: i=1; AFNElJ93YDYNbIlTQCZcVUZ3akC9GJZpdRbdD9lCtiARCERn3FTzhQNLQRL3NHG3Dq53Nt2OWFtm9ow8dOs9ecM=@vger.kernel.org X-Gm-Message-State: AOJu0YwxVi5jxuY6DL3La1RPWe1WMXZZ6jG1GJwc+G2Dwmd5vQXFuQyN gvw1/XzWWRQOKYEHWu9F7LiDgn8OBMpqXmoWo/cj1Zvr4Kpw1mjD/+RI/iV4xel235dseN+HIvs qGb6PA2uljCSxSiHU0Y51ulNZK6w7YHKmmekq2oqLOF+SdVUVIsqbniX9cex+MMZbzoM= X-Gm-Gg: Acq92OGN9wLu2UMhkttGwsBgDK81+hxf2ijUaewY2TsJt2hCJXBabsJQgznJaROLJg/ bAEaX730tkTGSn6EAVyYZnI035i5p6SK4iKAgOu5j/9SDaKKGo6ODM1djCqtmoqKgjh88Y2xn9/ RLDPKMnXiioEixuNdbyzneAARCBz9hsjfOTTv1BXVE2ui7AO8A2RKb+WiULPi/4vbcfnWd9wmED go+Je/IPt4S6Q91cC8AJ/vs2bgduhAfGA6n+WbRxPSdQ8+FYEracbEnU401+T++t5cScQkczh+D 5MK700LeIDvyz0U7E62R653EP6fw6NE78leCZT6m9UhYFHwLq7X93OIMRs946qMKceKDvuINabW 3A/WFYW5FcZcWVpf7W8uQkcOIzZABiML/W7Su/JCmfzQkRi1DG4pIvYIEPQ8= X-Received: by 2002:a05:7300:f403:b0:2f9:c83:19f with SMTP id 5a478bee46e88-2f90c83140dmr1101299eec.31.1778283090755; Fri, 08 May 2026 16:31:30 -0700 (PDT) X-Received: by 2002:a05:7300:f403:b0:2f9:c83:19f with SMTP id 5a478bee46e88-2f90c83140dmr1101280eec.31.1778283090198; Fri, 08 May 2026 16:31:30 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:29 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:24 +0000 Subject: [PATCH 09/10] phy: qcom-qmp: pcs-pcie: Add v10.60 register offsets Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-9-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=2262; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=wMHU3nK1VVHDCcTUl8O7/aLbjFc69oBh4Oult/TQmuk=; b=A8hKtWx1BXZIcVMuBhwjPbB6JcBQbBq0R8Vw2PupYFSFeoGe2Vb+lQXGvAEYAJavU4QF2GcFp lDPWq/1LXOuBg9wdITkNrIPoveZk00bCwJIaKyADpwcyY95wQ49BIwz X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX/+/04oZkxnaA UYJkWe1PxGfe7+WUCN3fsNdslwzdQut5nafPkp36f/flXIhWDgQXTLZMDEO/uEWNaiskM2AX1wM CME2GKl82/+nR3dq4A3xqd04F+9TwjIfYG8Iut5qSPgJhDEkZJiYgTfmSk3cbTExgdxCtqEx85z iRusvmqCTqU0r98t41y7DwnaKLuihfdpuq3c2ZIaB8YLe/90A4dtfCjwP3s6gyxtfOjymsANJ+H B1GV/l2VSE2Yizi/l06Z8DYnQKR4IwaUiifiggVmx33H6l/b/WhXdcGaXzPgl/IhwMpUvQcb+Bu BVh6k5KFTsDPSUHDAVUZGJehg4PhZWftMEpbwsqXNsCXM4IFVlgqG0q3sXvDHzV2xGWMslf7RDr i2xr3cSiBhxugdmLYt/h/9Rmt0B9Z78uS11M7FbRfsuCq+d4bHCnGdfdwpwXSRFwgL8bR2FxS66 UusYhiSSLDNW0CTj+yA== X-Authority-Analysis: v=2.4 cv=BsKtB4X5 c=1 sm=1 tr=0 ts=69fe7253 cx=c_pps a=cFYjgdjTJScbgFmBucgdfQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=YnN_nBVA4yaojiBpU0IA:9 a=QEXdDO2ut3YA:10 a=scEy_gLbYbu1JhEsrz4S:22 X-Proofpoint-GUID: Pt-abBiTjZ8U6wcGqprPGMVrH_CydIi3 X-Proofpoint-ORIG-GUID: Pt-abBiTjZ8U6wcGqprPGMVrH_CydIi3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 phishscore=0 adultscore=0 spamscore=0 lowpriorityscore=0 bulkscore=0 suspectscore=0 impostorscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Hawi SoC uses QMP phy with version v10.60 for PCIe Gen4 x1. Add the new PCS PCIe specific offsets in a dedicated header file. Signed-off-by: Matthew Leung --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 1 + .../phy/qualcomm/phy-qcom-qmp-pcs-pcie-v10_60.h | 26 ++++++++++++++++++= ++++ 2 files changed, 27 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index ba17e53d000f..fb66e2a97ce0 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -41,6 +41,7 @@ #include "phy-qcom-qmp-pcs-pcie-v8.h" #include "phy-qcom-qmp-qserdes-txrx-pcie-v8.h" #include "phy-qcom-qmp-pcs-pcie-v10.h" +#include "phy-qcom-qmp-pcs-pcie-v10_60.h" =20 #define PHY_INIT_COMPLETE_TIMEOUT 10000 =20 diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v10_60.h b/drivers/= phy/qualcomm/phy-qcom-qmp-pcs-pcie-v10_60.h new file mode 100644 index 000000000000..e4a2bdc7c3f0 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v10_60.h @@ -0,0 +1,26 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef QCOM_PHY_QMP_PCS_PCIE_V10_60_H_ +#define QCOM_PHY_QMP_PCS_PCIE_V10_60_H_ + +/* Only for QMP V10_60 PHY - PCIE PCS registers */ +#define QPHY_PCIE_V10_60_PCS_POWER_STATE_CONFIG2 0x00c +#define QPHY_PCIE_V10_60_PCS_PCS_TX_RX_CONFIG 0x018 +#define QPHY_PCIE_V10_60_PCS_ENDPOINT_REFCLK_DRIVE 0x01c +#define QPHY_PCIE_V10_60_PCS_OSC_DTCT_ACTIONS 0x090 +#define QPHY_PCIE_V10_60_PCS_EQ_CONFIG1 0x0a0 +#define QPHY_PCIE_V10_60_PCS_G3_RXEQEVAL_TIME 0x0f0 +#define QPHY_PCIE_V10_60_PCS_G4_RXEQEVAL_TIME 0x0f4 +#define QPHY_PCIE_V10_60_PCS_G4_EQ_CONFIG5 0x108 +#define QPHY_PCIE_V10_60_PCS_G4_PRE_GAIN 0x15c +#define QPHY_PCIE_V10_60_PCS_RX_MARGINING_CONFIG1 0x17c +#define QPHY_PCIE_V10_60_PCS_RX_MARGINING_CONFIG3 0x184 +#define QPHY_PCIE_V10_60_PCS_RX_MARGINING_CONFIG5 0x18c +#define QPHY_PCIE_V10_60_PCS_G3_FOM_EQ_CONFIG5 0x1ac +#define QPHY_PCIE_V10_60_PCS_G4_FOM_EQ_CONFIG5 0x1c0 +#define QPHY_PCIE_V10_60_PCS_POWER_STATE_CONFIG6 0x1d0 + +#endif --=20 2.34.1 From nobody Sat Jun 13 07:52:24 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E4EA436494B for ; Fri, 8 May 2026 23:31:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283106; cv=none; b=cIJXAWSw70/YIjFOAI3mcPF5Y7GFOo0ekqWTByxA2Jf47ELX/I2cqGweQJ6lscv3xbOSMXmNAkR7Cqy7mDczjf1VuNbiAYl4Uk/AK6JJFAkQYJ2PkDLY3TcpP9q2C/kdRCN3U0YlyJV2/U5VJbY2ic7gMlUnbd0hrnaNfTf0dng= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778283106; c=relaxed/simple; bh=njTYKEVcIXEmxQBeMHbGvqr1n/J5hZF8JSa93K+5qcQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DPFN4NOhROVEXYJEn4f0/nvcEV1QPpLn29Nar8jfSMrJFh7UYel7Vz+EO+vhwLYyrwW0k7CcTL1VBza6sZfBiOaejkUlMCfFEFg6sIT/FTKrBdG2xMv0fkcHuk6GfhTzE+N+J3BPMblIuP+CyQ6PQoCIZt/aCIzrwNIVmXMcz2o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=TOZRVGgi; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZC8o+z7S; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="TOZRVGgi"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZC8o+z7S" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 648G2uf0724333 for ; Fri, 8 May 2026 23:31:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Q8sd/17x3xhsbei5MVOx3IatSw/3qNBHOUC5nmh2lr0=; b=TOZRVGgi/e9ExeiM T3CMkWyUXUV/ceu54rkXjnmpPPShC1N9OI95NmVHZUODmuwAQNshn1a9GoWJ32Bd pRPGLZNE/9xNlICC4i4tw9fS2gyQAQLuoK6VzLIZTYfHcOiJ9MgrLsfSyGJOrkjz j4S4SY5IHCBvv+HNNdGakolGmW74V4BGZPT6QaxwYNGU6N/9wBkceNLKuCkRF7P7 yOFmlDbt1G455KEp53XTn5htFao7hFy3f7oYEBevONkMIaNmpFK0ViKCl1Q3iKDK Ouof0bWr7cjhG8IKX9mnBNn0v+Z8/w9TG4W4BmtjHXqjTGLzN1KmHdfII3QEESxt UJjC4A== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e1k0uhb1c-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 08 May 2026 23:31:32 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2ee5b73c5f2so233787eec.0 for ; Fri, 08 May 2026 16:31:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778283092; x=1778887892; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Q8sd/17x3xhsbei5MVOx3IatSw/3qNBHOUC5nmh2lr0=; b=ZC8o+z7SFFM6u9pNtgNCmwcNgC1s0UHwfBDNvl/Wnlgj1KODMvEwLAHsB2wQCwEb5o 47OlDPR0DfVboJe7g6iAxDdXBfarGcluydSkdbsqojkkRjj5nUsRvPzbny33xUpBL3i2 Np6MvMuSQnHJ98WuDhWZ4f43zKasoszD340cRdHSdpxfRLfWQMf1stJYlNzGUEYUXeRN GJx0PLyqDKBGy9aoKHDQetaglX1WAaK4ktgpp1CEyM860+lhXfNdjVW/w89BTwMk0xyT M0mcf7QjX0P512/utmOdzkuYvjgi21XqkJcpmeBCq9TI202lOaftbd3R2Rekvf+pH30w Sy3w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778283092; x=1778887892; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Q8sd/17x3xhsbei5MVOx3IatSw/3qNBHOUC5nmh2lr0=; b=MDUxn/U2bRG+E5EYhb4bpr46KqS3kuWyszQVHYnz9SMT6LP290K4ZuycsiH4aj+LkI eby2U3DEyDs3LCyZAO30kf8oasZnk4U4Yjpbtxhf1u43mdrSVYtiBgQdyQwdddlDQNpv 1eP0ElIXSw5xJoqXvwFVSQTMHOZhrXxQgQjKH0TZUqExJfaOcGHWctQl3i7gZlrWR4R0 cMAuTi2Pl9icwCbL3UFOBCLluQRtBTFdKk7aH3fJMCW8isk8I5kqp02pYe23bISwfMvk 1KzYM62QhljWFXH4jNlxFAevvI8cA+Eqtma1wTu8HgmH6nekwSG7Rvo+vRnnafLzK8Wu +yCQ== X-Forwarded-Encrypted: i=1; AFNElJ9gtLrQ3nEp/WQgws4fR4Yh6q0NV/6VINa1wy7JnsTor2FCA9i1Zy4yANqKDaX3aYZ1GeoN6xWvHq8MI6M=@vger.kernel.org X-Gm-Message-State: AOJu0YwGd6d8XfBCte4blbHlecbAYtdNo43+aLSQ1vQgT8RkgC7pjjuP 2xsY4vxBDWoxD5+8dFEapgiLbOP/O+8y6ZkdjHcsd4s8tImGpQqPY0BYYi/6Y0hAqo9lOw+HEI1 qoEC/tDHegAZe/eO4N9pSNjYW6rm+XdVutthkYLYogSWlK9QRGZJhDXpF8qEl30VqaGE= X-Gm-Gg: Acq92OH+IRWEg4aB+aFImwy7zguUJQbybU3RzfaM1TLhdqHZVIQmUvlinnxXjApHN62 Upo4vVerxeVuDYbe/zhkBR297kofn9xv6dnIEIZXzbqrwDMOdWdip+s80y/5UkeDc0E0ekODH1P MgljvYbQCFNT2ZEVn8U2wube4x6B1lRV18DAd1y+LPWJ9cnn0F20kP4is1sNfg+Ic7WFYX4qcrJ o3VWunDCO4pFoCC37c1F1ffP9N7+NshPQUiinuXXyBKVJpE/NSuJjZyjaRSQoOPt9jpyHrwEWyc rHIaWopmcfqUXb4A0CVTBFTzVZgZHqra+USFiY7T91iE7wEKPch3HkyMmylHDYaZxQIIwVda8BV DAZEI9VCvL9z03cfQVkNOoj983MG+ioWRqHcRUC9L+Rd/08bHjkz5VCJfyqg= X-Received: by 2002:a05:693c:2c97:b0:2ed:e15:c926 with SMTP id 5a478bee46e88-2f54be949a5mr8032891eec.34.1778283091599; Fri, 08 May 2026 16:31:31 -0700 (PDT) X-Received: by 2002:a05:693c:2c97:b0:2ed:e15:c926 with SMTP id 5a478bee46e88-2f54be949a5mr8032856eec.34.1778283090994; Fri, 08 May 2026 16:31:30 -0700 (PDT) Received: from [169.254.0.3] (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2f88885b87dsm5033122eec.21.2026.05.08.16.31.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 May 2026 16:31:30 -0700 (PDT) From: Matthew Leung Date: Fri, 08 May 2026 23:31:25 +0000 Subject: [PATCH 10/10] phy: qcom: qmp-pcie: Add QMP PCIe PHY support for Hawi Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260508-hawi-phy-pcie-v1-10-237b894353fc@oss.qualcomm.com> References: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> In-Reply-To: <20260508-hawi-phy-pcie-v1-0-237b894353fc@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Matthew Leung X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1778283082; l=23455; i=matthew.leung@oss.qualcomm.com; s=20260428; h=from:subject:message-id; bh=njTYKEVcIXEmxQBeMHbGvqr1n/J5hZF8JSa93K+5qcQ=; b=yDiwQF9Iou7yioePm6sa4HlMz0rH5IlKzmf+cJiDdDaqyOsa8SYwKw+qCEzQMO0PT4Pkxn0LV hNnPCUKH6NSDhDQboVc2hmJVeeVkKuyMh+/IpWakM6IammcUU9A1Zpf X-Developer-Key: i=matthew.leung@oss.qualcomm.com; a=ed25519; pk=aT25ggJo5PMHLN9N+TsZ3s/BVU++kEYuiFebPWe21+o= X-Authority-Analysis: v=2.4 cv=dIqWXuZb c=1 sm=1 tr=0 ts=69fe7254 cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=EUspDBNiAAAA:8 a=Dz4cDvm8OFdBSD4W4bUA:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-ORIG-GUID: 0XjTljmBCqk0fyNQbcQl62C2Wen9IPwH X-Proofpoint-GUID: 0XjTljmBCqk0fyNQbcQl62C2Wen9IPwH X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTA4MDIzMiBTYWx0ZWRfX3RlmgSqOtElP y010a9EQ82cHW9Xv+pM0ZUuY6yL+esMP/0/zMxm05+FPhHs6T581kHfadYbg9NNuL+6ZFD392lD hhvdwD4nwhf6TLPKpXOqKmRxtLyG+rIV/gUfrs6+iKoMzKcTBd8oWEbjXsgH25s97PPZ4jT/ivn 54TDwt3NrgCTBXp/sMP4rcWnBPL/4/0nH4mRtc79NsCVq9UISzGizzyr+SYDnLHY/2R951xrWUU RYotXNIalnpKbR5IDOxLg1B8nJr9yeWwpWgbpCIrTRUXGv3SsVdOD64yNraw7W2Tvylqxa9K4WA k7H3x7uR+A4B5WH97TScpKRdA8DSDSipoWoNBSwHaqhxbbZPDeY4uK+Jozb25yHG8ifLcXpDgLK /ivu6lasIyCP0q9nGjZHBKVv3K2aC3IVyDk7VDtMO34JwXqs+CjnjL0u9L7LqkEB02IZpFD5+X4 Wr2x1K47zjmVGa7RRUg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-07_02,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 phishscore=0 suspectscore=0 malwarescore=0 clxscore=1015 lowpriorityscore=0 adultscore=0 priorityscore=1501 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2605080232 Add the QMP PCIe PHY support for the Gen3 x2 and Gen4 x1 PHY found on the Hawi platform. Signed-off-by: Matthew Leung --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 380 +++++++++++++++++++++++++++= ++++ 1 file changed, 380 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index fb66e2a97ce0..52b160ddd324 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -118,6 +118,20 @@ static const unsigned int pciephy_v8_50_regs_layout[QP= HY_LAYOUT_SIZE] =3D { [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V8_50_PCS_POWER_DOWN_CONTROL, }; =20 +static const unsigned int pciephy_v10_regs_layout[QPHY_LAYOUT_SIZE] =3D { + [QPHY_SW_RESET] =3D QPHY_V10_PCS_SW_RESET, + [QPHY_START_CTRL] =3D QPHY_V10_PCS_START_CONTROL, + [QPHY_PCS_STATUS] =3D QPHY_V10_PCS_PCS_STATUS1, + [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V10_PCS_POWER_DOWN_CONTROL, +}; + +static const unsigned int pciephy_v10_60_regs_layout[QPHY_LAYOUT_SIZE] =3D= { + [QPHY_SW_RESET] =3D QPHY_V10_60_PCS_SW_RESET, + [QPHY_START_CTRL] =3D QPHY_V10_60_PCS_START_CONTROL, + [QPHY_PCS_STATUS] =3D QPHY_V10_60_PCS_PCS_STATUS1, + [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V10_60_PCS_POWER_DOWN_CONTROL, +}; + static const struct qmp_phy_init_tbl msm8998_pcie_serdes_tbl[] =3D { QMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x14), QMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30), @@ -3222,6 +3236,287 @@ static const struct qmp_phy_init_tbl kaanapali_qmp_= gen3x2_pcie_pcs_misc_tbl[] =3D QMP_PHY_INIT_CFG(QPHY_PCIE_V8_PCS_POWER_STATE_CONFIG6, 0x1f), }; =20 +static const struct qmp_phy_init_tbl hawi_qmp_gen3x2_pcie_serdes_tbl[] =3D= { + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_EN_CENTER, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0, 0xf8), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1, 0x93), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CLK_ENABLE1, 0x90), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYS_CLK_CTRL, 0x82), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_IVCO, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYSCLK_EN_SEL, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP_EN, 0x42), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE0, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE0, 0x0d), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE1, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE1, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE0, 0xab), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE0, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE_MAP, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CLK_SELECT, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_ADDITIONAL_MISC_3, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORE_CLK_EN, 0xa0), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen3x2_pcie_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_GM_CAL, 0x11), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH2, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH3, 0xb7), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH4, 0xec), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_LOW, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH2, 0x49), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH3, 0x1b), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH4, 0x9c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_LOW, 0xd1), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_10_HIGH, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_10_HIGH2, 0x49), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_10_HIGH3, 0x1b), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_10_HIGH4, 0x9c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_10_LOW, 0xd1), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_TX_ADAPT_PRE_THRESH1, 0x3e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_TX_ADAPT_PRE_THRESH2, 0x1e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_TX_ADAPT_POST_THRESH, 0xd2), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FO_GAIN, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SO_GAIN, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH2, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VGA_CAL_CNTRL2, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_ENABLES, 0x1c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CNTRL, 0x60), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CAL_TRIM, 0x08), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen3x2_pcie_tx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_1, 0x25), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_3, 0x10), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_4, 0x31), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_5, 0x7d), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_PI_QEC_CTRL, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX, 0x14), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen3x2_pcie_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_PCS_REFGEN_REQ_CONFIG1, 0x05), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RX_SIGDET_LVL, 0x77), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RATE_SLEW_CNTRL1, 0x0b), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_EQ_CONFIG2, 0x0f), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_PCS_TX_RX_CONFIG, 0x8c), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_G12S1_TXDEEMPH_M6DB, 0x17), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_G3S2_PRE_GAIN, 0x2e), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen3x2_pcie_pcs_misc_tbl[] = =3D { + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_PCS_EQ_CONFIG1, 0x1e), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_PCS_RXEQEVAL_TIME, 0x27), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_PCS_POWER_STATE_CONFIG2, 0x1d), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_PCS_POWER_STATE_CONFIG4, 0x07), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_PCS_POWER_STATE_CONFIG6, 0x1f), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_PCS_ENDPOINT_REFCLK_DRIVE, 0xc1), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_PCS_OSC_DTCT_ACTIONS, 0x00), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen4x1_pcie_serdes_tbl[] =3D= { + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SSC_STEP_SIZE1_MODE1, 0x93), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CP_CTRL_MODE1, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_LOCK_CMP1_MODE1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_LOCK_CMP2_MODE1, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DEC_START_MODE1, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DIV_FRAC_START2_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SSC_STEP_SIZE1_MODE0, 0xf8), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CP_CTRL_MODE0, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CORECLK_DIV_MODE0, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_LOCK_CMP1_MODE0, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_LOCK_CMP2_MODE0, 0x0d), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DIV_FRAC_START1_MODE0, 0xab), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DIV_FRAC_START2_MODE0, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_HSCLK_HS_SWITCH_SEL_1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_BIAS_EN_CLKBUFLR_EN, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CLK_ENABLE1, 0x90), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SYS_CLK_CTRL, 0x82), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_PLL_IVCO, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_SYSCLK_EN_SEL, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_LOCK_CMP_EN, 0x46), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_LOCK_CMP_CFG, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_VCO_TUNE_MAP, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CLK_SELECT, 0x34), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CORE_CLK_EN, 0xa0), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CMN_MISC1, 0x88), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_CMN_MODE, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_VCO_DC_LEVEL_CTRL, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_60_COM_PLL_SPARE_FOR_ECO, 0x02), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen4x1_pcie_txrx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RES_CODE_LANE_OFFSET_TX, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RES_CODE_LANE_OFFSET_RX, 0x12), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SIGDET_CAL_CTRL1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SIGDET_CAL_CTRL2, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SIGDET_CAL_TRIM, 0x66), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_TX_BAND0, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_TX_BAND1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SEL_10B_8B, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SEL_20B_10B, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_EQ_RCF_CTRL_RATE3, 0x22), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_EQ_RCF_CTRL_RATE4, 0x22), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_PHPRE_CTRL, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE2, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE3, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_FO_GAIN_RATE4, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE2, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE3, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FASTLOCK_SO_GAIN_RATE4, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_PI_CTRL1, 0x40), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_PI_CTRL2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_PI_CTRL3, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_PI_CTRL4, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SVS_MODE_CTRL, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RXCLK_DIV2_CTRL, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_BAND_CTRL0, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_TERM_BW_CTRL0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_TERM_BW_CTRL1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE2, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE3, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_FO_GAIN_RATE4, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE2, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE3, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_SO_GAIN_RATE4, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_UCDR_PI_CONTROLS, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_AUXDATA_BIN_RATE3, 0x03), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_AUXDATA_BIN_RATE4, 0x03), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_EOM_MAX_ERR_LIMIT_LSB, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_EOM_MAX_ERR_LIMIT_MSB, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_VGA_CAL_CNTRL1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_VGA_CAL_MAN_VAL, 0x8e), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_GM_CAL, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_EQU_ADAPTOR_CNTRL6, 0xca), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SIGDET_ENABLES, 0x1c), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SIGDET_CNTRL, 0x6f), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SIGDET_LVL, 0x84), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_SIGDET_DEGLITCH_CNTRL, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_Q_PI_INTRINSIC_BIAS_RATE32, 0x11), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_Q_PI_INTRINSIC_BIAS_RATE45, 0x10), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B0, 0xc2), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B1, 0xc2), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B2, 0xd8), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B3, 0x05), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B4, 0x98), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B5, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B6, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B7, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B8, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B9, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE_0_1_B10, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B0, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B1, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B2, 0xd8), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B3, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B4, 0x98), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B5, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B6, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B7, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B8, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B9, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE2_B10, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B0, 0x13), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B1, 0xd3), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B2, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B3, 0x13), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B4, 0x13), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B5, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B6, 0x4c), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B7, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B8, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B9, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE3_B10, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B0, 0x24), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B1, 0x24), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B2, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B3, 0x0b), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B4, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B5, 0x24), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B6, 0x2c), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B7, 0x86), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B8, 0x83), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B9, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_RX_MODE_RATE4_SA_B10, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_LANE_MODE_1, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_LANE_MODE_2, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_60_TXRX_LANE_MODE_3, 0x00), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen4x1_pcie_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_G12S1_TXDEEMPH_M6DB, 0x17), + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_G3S2_PRE_GAIN, 0x2e), + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_RX_SIGDET_LVL, 0xcc), + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_ELECIDLE_DLY_SEL, 0x40), + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_PCS_TX_RX_CONFIG1, 0x04), + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_PCS_TX_RX_CONFIG2, 0x02), + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_EQ_CONFIG4, 0x00), + QMP_PHY_INIT_CFG(QPHY_V10_60_PCS_EQ_CONFIG5, 0x22), +}; + +static const struct qmp_phy_init_tbl hawi_qmp_gen4x1_pcie_pcs_misc_tbl[] = =3D { + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_POWER_STATE_CONFIG2, 0x1d), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_PCS_TX_RX_CONFIG, 0xc0), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_ENDPOINT_REFCLK_DRIVE, 0xc1), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_OSC_DTCT_ACTIONS, 0x00), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_EQ_CONFIG1, 0x16), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_G3_RXEQEVAL_TIME, 0x27), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_G4_RXEQEVAL_TIME, 0x27), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_G4_EQ_CONFIG5, 0x02), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_G4_PRE_GAIN, 0x2e), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_RX_MARGINING_CONFIG1, 0x03), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_RX_MARGINING_CONFIG3, 0x28), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_RX_MARGINING_CONFIG5, 0x0f), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_G3_FOM_EQ_CONFIG5, 0xf2), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_G4_FOM_EQ_CONFIG5, 0xf2), + QMP_PHY_INIT_CFG(QPHY_PCIE_V10_60_PCS_POWER_STATE_CONFIG6, 0x1f), +}; + struct qmp_pcie_offsets { u16 serdes; u16 pcs; @@ -3233,6 +3528,7 @@ struct qmp_pcie_offsets { u16 rx2; u16 txz; u16 rxz; + u16 txrx; u16 txrxz; u16 ln_shrd; }; @@ -3248,6 +3544,8 @@ struct qmp_phy_cfg_tbls { int txz_num; const struct qmp_phy_init_tbl *rxz; int rxz_num; + const struct qmp_phy_init_tbl *txrx; + int txrx_num; const struct qmp_phy_init_tbl *pcs; int pcs_num; const struct qmp_phy_init_tbl *pcs_misc; @@ -3319,6 +3617,7 @@ struct qmp_pcie { void __iomem *rx2; void __iomem *txz; void __iomem *rxz; + void __iomem *txrx; void __iomem *ln_shrd; =20 void __iomem *port_b; @@ -3534,6 +3833,23 @@ static const struct qmp_pcie_offsets qmp_pcie_offset= s_v8_50 =3D { .txrxz =3D 0xd000, }; =20 +static const struct qmp_pcie_offsets qmp_pcie_offsets_v10_0 =3D { + .serdes =3D 0x0000, + .pcs =3D 0x0400, + .pcs_misc =3D 0x0800, + .tx =3D 0x1000, + .rx =3D 0x1200, + .tx2 =3D 0x1800, + .rx2 =3D 0x1a00, +}; + +static const struct qmp_pcie_offsets qmp_pcie_offsets_v10_60 =3D { + .txrx =3D 0x0000, + .serdes =3D 0x1000, + .pcs =3D 0x1400, + .pcs_misc =3D 0x1800, +}; + static const struct qmp_phy_cfg ipq8074_pciephy_cfg =3D { .lanes =3D 1, =20 @@ -4650,6 +4966,60 @@ static const struct qmp_phy_cfg glymur_qmp_gen4x2_pc= iephy_cfg =3D { .phy_status =3D PHYSTATUS_4_20, }; =20 +static const struct qmp_phy_cfg hawi_qmp_gen3x2_pciephy_cfg =3D { + .lanes =3D 2, + + .offsets =3D &qmp_pcie_offsets_v10_0, + + .tbls =3D { + .serdes =3D hawi_qmp_gen3x2_pcie_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(hawi_qmp_gen3x2_pcie_serdes_tbl), + .tx =3D hawi_qmp_gen3x2_pcie_tx_tbl, + .tx_num =3D ARRAY_SIZE(hawi_qmp_gen3x2_pcie_tx_tbl), + .rx =3D hawi_qmp_gen3x2_pcie_rx_tbl, + .rx_num =3D ARRAY_SIZE(hawi_qmp_gen3x2_pcie_rx_tbl), + .pcs =3D hawi_qmp_gen3x2_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(hawi_qmp_gen3x2_pcie_pcs_tbl), + .pcs_misc =3D hawi_qmp_gen3x2_pcie_pcs_misc_tbl, + .pcs_misc_num =3D ARRAY_SIZE(hawi_qmp_gen3x2_pcie_pcs_misc_tbl), + }, + + .reset_list =3D sdm845_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(sdm845_pciephy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + .regs =3D pciephy_v10_regs_layout, + + .pwrdn_ctrl =3D SW_PWRDN | REFCLK_DRV_DSBL, + .phy_status =3D PHYSTATUS, +}; + +static const struct qmp_phy_cfg hawi_qmp_gen4x1_pciephy_cfg =3D { + .lanes =3D 1, + + .offsets =3D &qmp_pcie_offsets_v10_60, + + .tbls =3D { + .serdes =3D hawi_qmp_gen4x1_pcie_serdes_tbl, + .serdes_num =3D ARRAY_SIZE(hawi_qmp_gen4x1_pcie_serdes_tbl), + .txrx =3D hawi_qmp_gen4x1_pcie_txrx_tbl, + .txrx_num =3D ARRAY_SIZE(hawi_qmp_gen4x1_pcie_txrx_tbl), + .pcs =3D hawi_qmp_gen4x1_pcie_pcs_tbl, + .pcs_num =3D ARRAY_SIZE(hawi_qmp_gen4x1_pcie_pcs_tbl), + .pcs_misc =3D hawi_qmp_gen4x1_pcie_pcs_misc_tbl, + .pcs_misc_num =3D ARRAY_SIZE(hawi_qmp_gen4x1_pcie_pcs_misc_tbl), + }, + + .reset_list =3D sdm845_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(sdm845_pciephy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + .regs =3D pciephy_v10_60_regs_layout, + + .pwrdn_ctrl =3D SW_PWRDN | REFCLK_DRV_DSBL, + .phy_status =3D PHYSTATUS_4_20, +}; + static void qmp_pcie_init_port_b(struct qmp_pcie *qmp, const struct qmp_ph= y_cfg_tbls *tbls) { const struct qmp_phy_cfg *cfg =3D qmp->cfg; @@ -4688,6 +5058,7 @@ static void qmp_pcie_init_registers(struct qmp_pcie *= qmp, const struct qmp_phy_c void __iomem *rx =3D qmp->rx; void __iomem *tx2 =3D qmp->tx2; void __iomem *rx2 =3D qmp->rx2; + void __iomem *txrx =3D qmp->txrx; void __iomem *pcs =3D qmp->pcs; void __iomem *pcs_misc =3D qmp->pcs_misc; void __iomem *pcs_lane1 =3D qmp->pcs_lane1; @@ -4708,6 +5079,8 @@ static void qmp_pcie_init_registers(struct qmp_pcie *= qmp, const struct qmp_phy_c qmp_configure_lane(qmp->dev, tx, tbls->tx, tbls->tx_num, 1); qmp_configure_lane(qmp->dev, rx, tbls->rx, tbls->rx_num, 1); =20 + qmp_configure(qmp->dev, txrx, tbls->txrx, tbls->txrx_num); + if (cfg->lanes >=3D 2) { qmp_configure_lane(qmp->dev, tx2, tbls->tx, tbls->tx_num, 2); qmp_configure_lane(qmp->dev, rx2, tbls->rx, tbls->rx_num, 2); @@ -5294,6 +5667,7 @@ static int qmp_pcie_parse_dt(struct qmp_pcie *qmp) qmp->pcs =3D base + offs->pcs; qmp->pcs_misc =3D base + offs->pcs_misc; qmp->pcs_lane1 =3D base + offs->pcs_lane1; + qmp->txrx =3D base + offs->txrx; qmp->tx =3D base + offs->tx; qmp->rx =3D base + offs->rx; =20 @@ -5406,6 +5780,12 @@ static const struct of_device_id qmp_pcie_of_match_t= able[] =3D { }, { .compatible =3D "qcom,glymur-qmp-gen5x4-pcie-phy", .data =3D &glymur_qmp_gen5x4_pciephy_cfg, + }, { + .compatible =3D "qcom,hawi-qmp-gen3x2-pcie-phy", + .data =3D &hawi_qmp_gen3x2_pciephy_cfg, + }, { + .compatible =3D "qcom,hawi-qmp-gen4x1-pcie-phy", + .data =3D &hawi_qmp_gen4x1_pciephy_cfg, }, { .compatible =3D "qcom,ipq6018-qmp-pcie-phy", .data =3D &ipq6018_pciephy_cfg, --=20 2.34.1