From nobody Sat Jun 13 13:15:50 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D346D3644C1 for ; Thu, 7 May 2026 08:36:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143021; cv=none; b=JaJ1uF5RdHdQTO6M5AdYO2wSkW9dbTwaCe3/fFc3dCFhMTNcoVe+n6+BMjz56yux/4IzRg5NOBPQYNVrYS2vvLDCYoj00FSTsXmiup2Fy1XmmY3Y53ncYYOJthoJJgPHffS4oKRJc5VUp7Lm8g4Q7+R4PgnWQM68fmjHnEUCIow= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143021; c=relaxed/simple; bh=CEkaozb1Hzg1sRymyFy/rp+fVMCBaGU5LmplVxUYO9o=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lHOVjt7PZItfrqCvru0dqr1swJZQkTw9liRcnzDN+L2lFQzT1thP1pAjWMS2u6muZrCZGMtzq4f1hxXXVm1Dn1kepSfsDOfAK0/Rmt4f6AKhfcdg1rscCGhVazxBY+FMqhW8e2NIjl2NR9yCaGW1ONBfzKUMh2orGR9oYf4/IYA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=PzxGW4/R; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="PzxGW4/R" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-488ba840146so4732675e9.1 for ; Thu, 07 May 2026 01:36:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1778143014; x=1778747814; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ShX64iLRpKGOnAABoLYsyTZ62cRVF5Ndph9BJAzdsm0=; b=PzxGW4/RPk2OWxw4daNaHIPcl0NRl634KF5wPiHTQoHH88kdPGdIVyyfnIzepxlArd axgxWeL27kLAUhVg+EuLQXQBSI4+q1yEhEZxThxfUsjBBOywe/BDy4cPhzHSAGaYIcUL KdmV/2p64Wu/f0x3j0MmOvyctwJIhAKAyvZ3sDd6ef3G6Ub7Qad0aMksq36TcFQY8hD0 gx6Tncxt91nRfgNZPdP7BYw306pKLI3nkqcm7Mhgkzk0RUgRGFnToQqv8caP3fXu/BRg lkYPSEbEtfgGVMw6Kd8nLUr7UBzJnUgd/8KYa8ahmIP99KqQLm4MB5RPcMr882uq54GZ n9cw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778143014; x=1778747814; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ShX64iLRpKGOnAABoLYsyTZ62cRVF5Ndph9BJAzdsm0=; b=TAlKYH7Veubs1r5L4Dk07qgDM8xgxbSDn4XnUt9wAi9VRr/a4fDVcEelUE2y6HmLKJ ZaA3KDYMYaSyhkdwyP91SpLj9GQ8UsxThlfNsLYR+hQkAxph9qFbpgK/AbeOqsJf+5nb 0YBG/3zrQtExJlTFT7BhahZ//NCKtzlBC+ifD0UalWHFDzz/LVntZWjyxhY97uUVnfWp 2j+w7MNEzQY5dVWd48cNR7esE9vGKyqYfDMR4sBW5w70zgEicX+ymFPItT9Df2eBzARD EkGBA/KpPoVbo/7AJ7Qc4aFcsPmuWcPq7gxgfOAZW/t2wL7YdcVZ63T8Cpj27JEVSUj5 osOw== X-Forwarded-Encrypted: i=1; AFNElJ/ioX1moiUopLoLbepQPfahRgoQZx1F1S2j30K2fl6xvu2eSM14QzN3wU0ZA3lILVGuDj6dW5jnOJcY2H8=@vger.kernel.org X-Gm-Message-State: AOJu0YzsvR/6dij7mvs2DGerTgVyTos+GfXtADB2xUVNoYoRNGZ32Nkv xAK0m0FvpMWwkbWgDBWJP8JO/x3yyN2QEI0pskC+t3XLzg8gI2sbHZea1X353m9Nv8tvGt4ybps vOHrP/6c= X-Gm-Gg: AeBDies5LHFu+vQVYLYuZhhW2bsU+bSfJelU5BW1EN1I0J5Z7DXoUEfkKA069EsMVJL Rr6g/ZeeaOt4gshuXpPsHsQeaRp2gMCOhVlqxZaWatedFOjRWh+5VY3hfu6qxPS085THFZH2mg/ Yrw/f4PFFJYv3tOuVVD40TDrjbEeZ3aVmBuU9eGuoo6Z563Zi7tX69RMlCZiLB9eQNDM3kFjKfg o7fo+wyLtiBQkbCelaPuly8q8QK8Yv5K4qOBiOiZwKjAX6orrEaECRjerzAoiWgDjS9GmQp6hRd y56MXQMwhWfxLkZuPjrcnUAs6F8bXzsYrgJbnebp8T4RwCPZJtFbZaDACZ3BBhv66k/CYH+bjNN CZgu2ix7O8KUW6EO01r24wFT1oo7Bv7dshf/lDsMt0ZJOerHgXE3AtBFlA8Th9gra/EIC52vYrz n4KowqK367NF2iqGTlZ5Z7kcitpTgSisnoL0Mj3cscqtrFGhz9y4wEW73m9lpcB5uDxbk6s0PiF 85s8Ekf1DoT5DyMaBVqm3rzcHxAEGqhvG8= X-Received: by 2002:a05:600c:c4a3:b0:48a:6fd4:d3d4 with SMTP id 5b1f17b1804b1-48e51f46e38mr115202465e9.29.1778143014069; Thu, 07 May 2026 01:36:54 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:cfa9:e812:def6:e9af]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e5313a158sm35602705e9.24.2026.05.07.01.36.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 May 2026 01:36:53 -0700 (PDT) From: William Bright Date: Thu, 07 May 2026 09:36:40 +0100 Subject: [PATCH v3 1/4] dt-bindings: vendor-prefixes: Add IMDT Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260507-imdt-qcs8550-sbc-rfc-v3-1-47d3d3372b33@imd-tec.com> References: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> In-Reply-To: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 Add IMDT (IMD Technologies Ltd) to the vendor prefixes list. Signed-off-by: William Bright Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index ee7fd3cfe203..2db12a1cb6e1 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -769,6 +769,8 @@ patternProperties: description: ILI Technology Corporation (ILITEK) "^imagis,.*": description: Imagis Technologies Co., Ltd. + "^imdt,.*": + description: IMD Technologies Ltd. "^img,.*": description: Imagination Technologies Ltd. "^imi,.*": --=20 2.43.0 From nobody Sat Jun 13 13:15:50 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B3C137C0F0 for ; Thu, 7 May 2026 08:36:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143024; cv=none; b=qAKLY0JKmHojfAc16nFPHDN8RJwgCBKTQAc5VzJyN7/vuv3A8CFe1YAqNhHZ+8PcwnOmXBCbfwkOjToo4eAcyWmnTg8E+98sESNrfk/rfPJkmT7v6OitQwBszBtkCFcM9vfwKWwIrcEW1Vq2fybtVpKIH/iS1+H10s+a3l6Q9Rc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143024; c=relaxed/simple; bh=QblJLYUxWFmFzazdWdnyTl6+OSvjApGOaFwY40TrSx4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MDxahK8bpmyyJrdaP05FwaQKPJ9v0YzKquFHK/gkOwZuzHD5kEN/NzpknpZcNlqPgLbIeFSTJ3EGZ5uO4EIkxHwbfpAlvha9HMnua22eP1jDiPNHNeVgufxgyi4OlMYkTFt8fAPKJq/YAdW7mKynLqby0v0VJ9vTEtwm/JROMyw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=ObKnWdsE; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="ObKnWdsE" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4891e86fabeso6644665e9.1 for ; Thu, 07 May 2026 01:36:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1778143015; x=1778747815; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=e2GFJfRBDAiYvavg+mzcOx1RG8QRX7o2Aee/h+OWKfc=; b=ObKnWdsE2LrK0uuKGkwNbauCGzO7JS7xioGcDN6AJhnc4yW8FlEWGpIjC82XEASH1g eE/u6KpoJfQYctIuvCEadVBXMgOaTE3d+HKaY+uCt3XyD0/oXT9hK3eB5OpDvzJnDm+p 3LMGArkSRnqRMYFO9Cm5hdQYw2Chvk5KUqKsQInXqUjLX1KwX4Emx1eN6qF54L8AYQ8O n4khypmUSJHb9d/96x/0o/qL7xN99pdiHVJRfHmRt2g4jo24AKgWfjSpY7uaGss8JwB8 3Nbq/QILR/hPCCIR4mF1w3ias0ZDBBjFJq2vFMr7ahQ/HGDhtviDAWVR8YJf5kXR246h cxKw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778143015; x=1778747815; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=e2GFJfRBDAiYvavg+mzcOx1RG8QRX7o2Aee/h+OWKfc=; b=M7cp8MWWYUnFBND8057dLuo7fopGdXCQEl+ofnPQF9UppMsvg8BHNwWrOaVERDzP8T Ig+u4GHCaUlKO5RW3lLHivB2+u1Z5iro72vDIBO6jACPjQ1YZ+TLR92i4L3BkNqlS0qd a3fjY9O4WxwkXE0U4TeZ7i7fic0y2RZ8UvWlc1ysIHV8Pd+7Yytcc8A8znjdntHIsUEe /4aII6ghjKQekT/LFS8v6c+9dM8e+QZnXVmBVisWDrmCtnn2+SoWyq2cD7PV9nQy86Ju VXX/9T3xaTL/oUeG44IZyXwuvyIoXZ54ce/PbkwTbckuylT/WhjypzvGGd3rmc61MU// BPZA== X-Forwarded-Encrypted: i=1; AFNElJ/nH4gxqGEvJSz9e+XRh9tJu4X2Y1nV5wNXDiHnfrBbxPwyDzXACzz7reKcsHt0dzF3xmGImYKfKOgwAjg=@vger.kernel.org X-Gm-Message-State: AOJu0Yz3nAjKS+l9XsTrTflov1oZPE5ybVHnwzEc/SALdyPsIePCbraN w+BIGVSwi3ItnxVjiRwWqF4xgfjdhHzasTR7uUQwrfXz7eF1M2TCEnQkheMOlt1R77RFeuCRi92 tdu8krkQ= X-Gm-Gg: AeBDieuASO4jnl+cuOtjGFr0KnuW7ks/M7htuZthEUNrc57aCHGGl6av28C2UpC37Lk IXp5hfI5FUm90YmhRxMRrbiC3eE0DbVuKIg2c9kKU2psB2ySDJlqvhA19hSt/JzoFfaZx3X5R/g aD225XgK24cfKNFSVT2tia8LfDg+KD0swT00Jwz67i31MVgP6ymSiCAlizwCx9QT1g4PUYXH3Tk Ei55RG0u8tkY4rUrx1Rkxx4V35o9R6O1yDokFx/x4j2VWW6S53Gto8rRISSH4S6l+cDlkozW1XA qmJhpWEMJQGPukAQC1Lu5mkRUhoD7BMxaT9YTURIP/d9/FjLAhzhLQUbR3xWouiuvwJaY5GE/w0 H6r9d7/TXg+LpvKO+oTwhhwAqtMOX971VnsY8CZiMDP3eWxN1/I9GOx9mjnPDWndYCZ29BIxKxY rGHDw2mRxBb/aNUoxg+d80aspO0ILr1Ssb3nAJ1rqYXyO5urSbezpmgdNgV03LrgEAzQYwkbz50 3yOuvhpR2+834ARxgarWIV0mUowkCOpvji9r6srgH8ECQ== X-Received: by 2002:a05:600c:34c8:b0:486:fba7:b150 with SMTP id 5b1f17b1804b1-48e51f2ed22mr128679615e9.15.1778143014929; Thu, 07 May 2026 01:36:54 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:cfa9:e812:def6:e9af]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e5313a158sm35602705e9.24.2026.05.07.01.36.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 May 2026 01:36:54 -0700 (PDT) From: William Bright Date: Thu, 07 May 2026 09:36:41 +0100 Subject: [PATCH v3 2/4] dt-bindings: arm: qcom: Document IMDT QCS8550 SBC/SoM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260507-imdt-qcs8550-sbc-rfc-v3-2-47d3d3372b33@imd-tec.com> References: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> In-Reply-To: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 Document the IMDT QCS8550 SBC which consists of an IMDT QCS8550 SoM soldered onto an IMDT QCS8550 carrier board. Signed-off-by: William Bright Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/arm/qcom.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentatio= n/devicetree/bindings/arm/qcom.yaml index cc29b06621a9..97735d31f1cf 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -1073,6 +1073,13 @@ properties: - sony,pdx234 - const: qcom,sm8550 =20 + - items: + - enum: + - imdt,qcs8550-sbc + - const: imdt,qcs8550-som + - const: qcom,qcs8550 + - const: qcom,sm8550 + - items: - enum: - qcom,qcs8550-aim300-aiot --=20 2.43.0 From nobody Sat Jun 13 13:15:50 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B8D073815E9 for ; Thu, 7 May 2026 08:37:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143027; cv=none; b=D94DuL28Hi7qGRLiW9Jg//D3KmzKbVR8MnWfuOZBf1BoeF8jXaJUgtabi+iAn7+DM3RO1+rhtn2MCaxApcbas481r1Kqd+JrY39+/AnvkAiVMSXEAjyzsT1JRP0KMBWdFRtLMtR1OAkQn4MzkIQsO4gqsR3wdgJmB6Q0ViHFBpY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143027; c=relaxed/simple; bh=Mnnxuq2eZ8tsRaH/ufj6s7SA0qMAJ4hyTTY2hqOMfx8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bjQx350sBQM/5YITkUxrWHGAttInNcTkQ91A0yuC8l7g0reLRrt6/vHjnvXr91klsciwTAPbkAPc6Y6ecEv2zhUOKcIWqulq5zB0RitEk1BB1uYNkv5yDM/NSAtPMnQt6S5HzYGkz8e0+wYEmmS8YcmBddo/AA3PJkalmK+4dKg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=O1WQH7x8; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="O1WQH7x8" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-488a9033b2cso5059335e9.2 for ; Thu, 07 May 2026 01:37:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1778143016; x=1778747816; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=YpFBR8vK9TrVNA6e6JOQxo4ioRO0Y0TVi7N3ZPrE7xQ=; b=O1WQH7x8TwKVmCpORwgh6bPYS2KqEUbrt0mEvB6yysPtv8+oQpsFnDpx+NmtBl7C5l aQQvDFLhp+lSoDeneWpdvtoTGM8WT4RTHfkB9DBT0YaYJNWtgPjxCYKRo2w7PrEmpamR JQkoAuCnd97B5mDSjjsxg9C/Mo4/fX5kD8clZRl6O6CME3/Q35euPvz1eLQ8e6aKf4vk UrbywH5v+S2Dr6hLuDHL92KR+CWm/sDtw5WbeMj7Uyo+odJbk1O+W4UPuX9hJ/Ke2A2T bKzIi6fqR9iO87dAH4xFeEX1XjzQHY3QahLwZ7y/qMT2l7KpOvDwAQZF4OpKlelLwec2 FLFw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778143016; x=1778747816; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=YpFBR8vK9TrVNA6e6JOQxo4ioRO0Y0TVi7N3ZPrE7xQ=; b=MrSqXpFaet+Ci+27ZV7+z3J3nZVy62GxIvQsrt26+okLMI4Vtig3mPPWsP2ZIf6StB HNLyrlcnXtMwES2kYn6Ik0BdDdqMf3VKCi8LZZvmvzKp/OGqyOnUkUUfBjSW+kjpfHsv +3HIhd1TDNB3vgFBguQurHxdj3ZkM8b4eKrkj7/SIe0yS7qfsn/NEpeqvQRBbZHt9PJe D+GCyL+wCKTPMvoIECyS+HMZnxKDVSzZ/I0QFxQHjOlUDSySHDdcIZ249O7qr+8Toaot nXK9g/JmXYyFmoQMvrZBb9U4uulvXS5Ce8msGeMBCq/NzDiuCQI2XcsBbAZQ5FtaFuIG NJLQ== X-Forwarded-Encrypted: i=1; AFNElJ85EJCxNI3ItGfimpiFCen5YVH6acFbUAH427VG7NCgO+gZWMhtz1ZRzkqbs1GCYVDYSwX7NvJeJPojCUM=@vger.kernel.org X-Gm-Message-State: AOJu0YyqFoDfJSLerGwiap5ASbMuw2mvjnu4oA2kwNAaeBtfl8hrqMZ4 r7d2AMcVqinqY29w5DbAqt6+BTVgjun/sAz2XX+C+LXS+OnVf8hIU+b6BWm9CqNEEJb4Y4l2y7C jyBUtil8= X-Gm-Gg: AeBDiet8yiH3j2nxX+iFXWmwUTYyJHH+EmK4FnsBU920aHs72YQPUGhlYJFgldzqZcm uT4pDB8Cu0dHl2xt0zcqvzsdB1vMWHa1JtkEw8HrjcuVDmgFuPXAqz5gJdyXs37bHSDsyXbrnJN NNApJwbmPXytPw9LiFZPYZV5mXNtesnvQOJdt2vuxs5jJNWiw9AgCIB9U+jauwQ62Ni91R/FXGV khR6QF25ASwP97ayyG0GRXLhZGZ3O1osrbsprBgzD55uUCBZNE99xj3aDx64MZzv0nQSmECSS3a sViKqR8A68ZNO8V5hkRej93hty38Uii6WDcoh5k+hmyUuzLPCYTjccMJtAqNZgZK0ITp4x01ZRz eEZ/3MrEOImB72V27LfKVzyIO231Q6PykfY4Tibw8b6UVuFZDjYjuLcYiijp/Q3U05JDnwuComW K0U4JTWa/nk4pn0mrWvCurU76LjIE4WluU5bADWl5ynLiq/X1/QJIWXYNSJJMWhhTjrzLQXTmag BXwgHR9kVfTk346viK1N/kKkCpiwNjb5BTP1Baox0D0gw== X-Received: by 2002:a05:600d:8451:b0:487:219e:42d with SMTP id 5b1f17b1804b1-48e53f33f08mr71066445e9.11.1778143015795; Thu, 07 May 2026 01:36:55 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:cfa9:e812:def6:e9af]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e5313a158sm35602705e9.24.2026.05.07.01.36.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 May 2026 01:36:55 -0700 (PDT) From: William Bright Date: Thu, 07 May 2026 09:36:42 +0100 Subject: [PATCH v3 3/4] arm64: dts: qcom: Add IMDT QCS8550 SoM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260507-imdt-qcs8550-sbc-rfc-v3-3-47d3d3372b33@imd-tec.com> References: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> In-Reply-To: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 The IMDT QCS8550 SoM is a System-on-Module from IMD Technologies Ltd built around the Qualcomm QCS8550 SoC. It is intended to be soldered onto a carrier board that supplies VPH_PWR and exposes the off-module peripherals. Add qcs8550-imdt-som.dtsi describing the SoM's PMICs (PM8550, PM8550VE, PM8550VS, PMK8550) and the apps_rsc PMIC outputs. Compared to other SM8550/QCS8550 boards, this SoM excludes the PM8550B charger PMIC. Assisted-by: Claude:claude-opus-4.7 Signed-off-by: William Bright --- arch/arm64/boot/dts/qcom/qcs8550-imdt-som.dtsi | 319 +++++++++++++++++++++= ++++ 1 file changed, 319 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcs8550-imdt-som.dtsi b/arch/arm64/bo= ot/dts/qcom/qcs8550-imdt-som.dtsi new file mode 100644 index 000000000000..816cbd254dea --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcs8550-imdt-som.dtsi @@ -0,0 +1,319 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2026 IMD Technologies Ltd + */ + +#include +#include "qcs8550.dtsi" +#include "pm8550.dtsi" +#define PMK8550VE_SID 5 +#include "pm8550ve.dtsi" +#include "pm8550vs.dtsi" +#include "pmk8550.dtsi" + +&apps_rsc { + regulators-0 { + compatible =3D "qcom,pm8550-rpmh-regulators"; + qcom,pmic-id =3D "b"; + + vdd-l1-l4-l10-supply =3D <&vreg_s6g_1p86>; + vdd-l2-l13-l14-supply =3D <&vreg_bob1>; + vdd-l3-supply =3D <&vreg_s4g_1p25>; + vdd-l5-l16-supply =3D <&vreg_bob1>; + vdd-l6-l7-supply =3D <&vreg_bob1>; + vdd-l8-l9-supply =3D <&vreg_bob1>; + vdd-l11-supply =3D <&vreg_s4g_1p25>; + vdd-l12-supply =3D <&vreg_s6g_1p86>; + vdd-l15-supply =3D <&vreg_s6g_1p86>; + vdd-l17-supply =3D <&vreg_bob2>; + + /* + * PMIC outputs whose testpoints lack capacitors are + * omitted to prevent accidental use: + * L1B_1P8, L4B_1P8, L6B_1P8, L7B_1P8, L8B_1P8, + * L13B_3P0, L14B_3P2. + * Other outputs are unused. + */ + vreg_bob1: bob1 { + regulator-name =3D "vreg_bob1"; + regulator-min-microvolt =3D <3296000>; + regulator-max-microvolt =3D <3960000>; + regulator-initial-mode =3D ; + }; + + vreg_bob2: bob2 { + regulator-name =3D "vreg_bob2"; + regulator-min-microvolt =3D <2720000>; + regulator-max-microvolt =3D <3960000>; + regulator-initial-mode =3D ; + }; + + vreg_l5b_3p1: ldo5 { + regulator-name =3D "vreg_l5b_3p1"; + regulator-min-microvolt =3D <3104000>; + regulator-max-microvolt =3D <3104000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l15b_1p8: ldo15 { + regulator-name =3D "vreg_l15b_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l17b_2p5: ldo17 { + regulator-name =3D "vreg_l17b_2p5"; + regulator-min-microvolt =3D <2504000>; + regulator-max-microvolt =3D <2504000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-1 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "c"; + + vdd-l1-supply =3D <&vreg_s4g_1p25>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4e_0p95>; + + vreg_l3c_0p9: ldo3 { + regulator-name =3D "vreg_l3c_0p9"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-2 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "d"; + + vdd-l1-supply =3D <&vreg_s4e_0p95>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4e_0p95>; + + vreg_l1d_0p88: ldo1 { + regulator-name =3D "vreg_l1d_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <920000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + /* ldo2 supplies SM8550 VDD_LPI_MX */ + }; + + regulators-3 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "e"; + + vdd-l1-supply =3D <&vreg_s4e_0p95>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4g_1p25>; + + vreg_s4e_0p95: smps4 { + regulator-name =3D "vreg_s4e_0p95"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <984000>; + regulator-initial-mode =3D ; + }; + + vreg_s5e_1p08: smps5 { + regulator-name =3D "vreg_s5e_1p08"; + regulator-min-microvolt =3D <1080000>; + regulator-max-microvolt =3D <1120000>; + regulator-initial-mode =3D ; + }; + + vreg_l1e_0p88: ldo1 { + regulator-name =3D "vreg_l1e_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <880000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2e_0p9: ldo2 { + regulator-name =3D "vreg_l2e_0p9"; + regulator-min-microvolt =3D <904000>; + regulator-max-microvolt =3D <970000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3e_1p2: ldo3 { + regulator-name =3D "vreg_l3e_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-4 { + compatible =3D "qcom,pm8550ve-rpmh-regulators"; + qcom,pmic-id =3D "f"; + + vdd-l1-supply =3D <&vreg_s4e_0p95>; + vdd-l2-supply =3D <&vreg_s4e_0p95>; + vdd-l3-supply =3D <&vreg_s4e_0p95>; + + vreg_s4f_0p5: smps4 { + regulator-name =3D "vreg_s4f_0p5"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <700000>; + regulator-initial-mode =3D ; + }; + + vreg_l1f_0p9: ldo1 { + regulator-name =3D "vreg_l1f_0p9"; + regulator-min-microvolt =3D <912000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l2f_0p88: ldo2 { + regulator-name =3D "vreg_l2f_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3f_0p88: ldo3 { + regulator-name =3D "vreg_l3f_0p88"; + regulator-min-microvolt =3D <880000>; + regulator-max-microvolt =3D <912000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; + + regulators-5 { + compatible =3D "qcom,pm8550vs-rpmh-regulators"; + qcom,pmic-id =3D "g"; + + vdd-l1-supply =3D <&vreg_s4g_1p25>; + vdd-l2-supply =3D <&vreg_s4g_1p25>; + vdd-l3-supply =3D <&vreg_s4g_1p25>; + + vreg_s1g_1p25: smps1 { + regulator-name =3D "vreg_s1g_1p25"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1300000>; + regulator-initial-mode =3D ; + }; + + vreg_s2g_0p85: smps2 { + regulator-name =3D "vreg_s2g_0p85"; + regulator-min-microvolt =3D <800000>; + regulator-max-microvolt =3D <1000000>; + regulator-initial-mode =3D ; + }; + + vreg_s3g_0p8: smps3 { + regulator-name =3D "vreg_s3g_0p8"; + regulator-min-microvolt =3D <300000>; + regulator-max-microvolt =3D <1004000>; + regulator-initial-mode =3D ; + }; + + vreg_s4g_1p25: smps4 { + regulator-name =3D "vreg_s4g_1p25"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1352000>; + regulator-initial-mode =3D ; + }; + + vreg_s5g_0p85: smps5 { + regulator-name =3D "vreg_s5g_0p85"; + regulator-min-microvolt =3D <500000>; + regulator-max-microvolt =3D <1004000>; + regulator-initial-mode =3D ; + }; + + vreg_s6g_1p86: smps6 { + regulator-name =3D "vreg_s6g_1p86"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <2000000>; + regulator-initial-mode =3D ; + }; + + vreg_l1g_1p2: ldo1 { + regulator-name =3D "vreg_l1g_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + + vreg_l3g_1p2: ldo3 { + regulator-name =3D "vreg_l3g_1p2"; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-initial-mode =3D ; + regulator-allow-set-load; + regulator-allowed-modes =3D ; + }; + }; +}; + +&pm8550vs_c { + status =3D "okay"; +}; + +&pm8550vs_d { + status =3D "okay"; +}; + +&pm8550vs_d_gpios { + status =3D "okay"; +}; + +&pm8550vs_e { + status =3D "okay"; +}; + +&pm8550vs_g { + status =3D "okay"; +}; + +&sleep_clk { + clock-frequency =3D <32764>; +}; + +&xo_board { + clock-frequency =3D <76800000>; +}; --=20 2.43.0 From nobody Sat Jun 13 13:15:50 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3AC0435F179 for ; Thu, 7 May 2026 08:37:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143026; cv=none; b=p7O28L+AAYJ2hzuFZUEKhFGcDDmD0G+IaRgaPnGozYEauvhfy6QwptKxc82q8hcI8WVA0pPTB00c726L+YIuOvWULQ3f+kX9Elrl9lIMEJ2oWqueWW/iYc1XwziOwIuAY/+/06rJGCgMccGZ7nK6UbEGRyG6ejVOTOzV60VjzEY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778143026; c=relaxed/simple; bh=20qUqU6geRNwJ62IweCmRJasPofIl9FVMLlclkwe14Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uNYluSeqlcoQnUJiQogIQHwEdRe+w9bZFuXWsEd0UE8EjTkTbhHfchBGix0HUaLkiOId/6IoxkLsg0olt9XYdGDt4lWky2qiicrvMIQQxBDFwMFSRZ2VGb0Jed7uyCKmM5nto1b1+JrCbHEP1TUp0EMF1uqal5e9GftNfHLIfKQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=On1h2+mf; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="On1h2+mf" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-488a8ca4aadso5272515e9.3 for ; Thu, 07 May 2026 01:36:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1778143017; x=1778747817; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xfSjGuOkPoRJ5r3nwPfmYiEvK6vbaE1rWL+hI81uFn0=; b=On1h2+mfLI5ftdmLa2w20mHIPOVNrbmA3APX/9DdfRRrhCmOvfe1UdjYnc/co5YRNZ RBS7f3iiskvipHH+uSaHj2ymNwdHOuaGc7efowz2kPbyTqtOzDNhOa6IzZTNh8HoJF5p AyNoF1PG2BqTc1AgKOBH02cEX5s0ozX955nLpoT6eJwLa6EyqCfaMPSf9YfjQsXu9PFX cRO9uX7/G84afXZNoBhD3FpTvviVeZW33R4IuTS0bwJuJutq3rlAGInHMhfs3GI9ebJ4 jG8dgdN36ZUq91g8x1nl0ut1C7lVDOD7iNqYoOqdrsHxrQIUSSAvwDUCpp1r9rW06gqO L+6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778143017; x=1778747817; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=xfSjGuOkPoRJ5r3nwPfmYiEvK6vbaE1rWL+hI81uFn0=; b=eFcwoPXDrBvOoQO4IGrehQB0a8VwbzkbBIJTI8tlAdQ2lS11dxln9HGqT6blTeweqo mVF4azYRW5iuJNV1Dd65xHmBCt27mujVS5nRfMaO8QmSibLn4WQohc8+oW8uPTNKeQ0Z bXGwpbtFwaFY0z+JajZNiAduEpZF/CNCwplJQXpkpYS6uXzMcDqQU/syEG195HhJUmff gFP+mpNAUecU01CtMx/vCfffbF/FwoYLc4UA6xuzAEggvexkOZBi25KWVxr8Cle9oYxS 6K/3xXnsxFy905b0r+qB+R4CLagdORqaLURuBgfrEmHx0ER3RV5gNy9NJq9GZ5JzWk1D yiNg== X-Forwarded-Encrypted: i=1; AFNElJ+B8l6CxGDUH8ekADvyWQQeCWhoqqC3mcM+TDWW/cfvSLIchQ8T6Sf8pFVzYO9Y4wFUegdO7wn6BJHftns=@vger.kernel.org X-Gm-Message-State: AOJu0YwIT7d4k3LsgsOd0MfzbIovgBbgUxcvL3YHtP816olDU6VJPJSv Z0MFQJFYldSfrd7HnkdDJtDQERN4P0TRyr9enw6TqtOPkDBNCQDmKP2XdULrvr82PTdHwFeQHWz tqChmXcY= X-Gm-Gg: AeBDievLFqOkBFUKGxP76PuOpuGN2K4VlzjyjE/1ekV6sOT+NxZ4iHQ5CSzVgGAPRqz hgxlKfWy/Le+8U5G6IuJ2k9e4Xr5FpUMUtzP4fK6RQHVKuSwg5rpW2DVdJTKV38nDJc2xUgNcRU i0BiXhblSQh3ZfdKE85lNaiNIuNuRS9h21vUuP3L4s7gZ+WXG4KDTOvamqTIrcJGr8s4YryqoYk xvVy28Jjtl1XlMRFqR880GjjoTPYnvg1nfMsdt7d/c+FBJvcN16HvIte09unZzI385+hkTkk2Na z+FZWBjU0Rg1OC5nRNc6c4PMkE57Po4hQ9ZJgpoEObdgzALW8YQqJRzo6Cb82xQfCIqsywzWgAI 60OpQ7lo18S/Goq4oOakiXrqEd7QgNfMy83B3XlNXo25dlrQXqa6GTnW6OWembp9qqKodYatuUd Yrrpm9K+tPwnWZJ/683GkzMC2kIpjoZtbDP0y3wRIHJDlnlUy14GNG9z2ilcC4vDQk+ORAflx+8 uIrdLzVt2sEgQcS9reNq3SYVB0sBn+YTmfdNiGyTFYGHg== X-Received: by 2002:a05:600c:26c8:b0:48a:9562:7a30 with SMTP id 5b1f17b1804b1-48e51f4934cmr69840305e9.24.1778143016552; Thu, 07 May 2026 01:36:56 -0700 (PDT) Received: from [127.0.1.1] ([2a00:23c6:2736:8e01:cfa9:e812:def6:e9af]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e5313a158sm35602705e9.24.2026.05.07.01.36.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 May 2026 01:36:56 -0700 (PDT) From: William Bright Date: Thu, 07 May 2026 09:36:43 +0100 Subject: [PATCH v3 4/4] arm64: dts: qcom: Add IMDT QCS8550 SBC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260507-imdt-qcs8550-sbc-rfc-v3-4-47d3d3372b33@imd-tec.com> References: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> In-Reply-To: <20260507-imdt-qcs8550-sbc-rfc-v3-0-47d3d3372b33@imd-tec.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, William Bright X-Mailer: b4 0.15.2 The IMDT QCS8550 SBC is a two-board design from IMD Technologies Ltd built around the Qualcomm QCS8550 SoC. An IMDT QCS8550 SoM is soldered onto the IMDT QCS8550 carrier board that supplies VPH_PWR and exposes the off-module peripherals. With this DTS, the board can boot to shell with a UFS rootfs with debugging through uart7. USB and ethernet also are fully functional. Features enabled are: - On-board regulators - uSD - UART - UFS - PCIe0 - PCIe1 - USB (gadget only) - Ethernet via LAN7430 (PCIe1) - ADSP, CDSP Assisted-by: Claude:claude-opus-4.7 Signed-off-by: William Bright --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/qcs8550-imdt-sbc.dts | 392 ++++++++++++++++++++++= ++++ 2 files changed, 393 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/M= akefile index 88c5c0c1cb8e..d38fb3c43c13 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -181,6 +181,7 @@ qcs8300-ride-el2-dtbs :=3D qcs8300-ride.dtb monaco-el2.= dtbo =20 dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8300-ride-el2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8550-aim300-aiot.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D qcs8550-imdt-sbc.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs9100-ride.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D qcs9100-ride-r3.dtb =20 diff --git a/arch/arm64/boot/dts/qcom/qcs8550-imdt-sbc.dts b/arch/arm64/boo= t/dts/qcom/qcs8550-imdt-sbc.dts new file mode 100644 index 000000000000..e8afe683c962 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcs8550-imdt-sbc.dts @@ -0,0 +1,392 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2026 IMD Technologies Ltd + */ + +/dts-v1/; + +#include "qcs8550-imdt-som.dtsi" + +/ { + model =3D "IMDT QCS8550 SBC"; + compatible =3D "imdt,qcs8550-sbc", "imdt,qcs8550-som", + "qcom,qcs8550", "qcom,sm8550"; + chassis-type =3D "embedded"; + + aliases { + serial0 =3D &uart7; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + /* Enables 5V_PER, 3V3_PER and 1V8_PER rails. These rails + * aren't used by anything within the device-tree but are used + * for on board logic level conversion and as rails for + * pull-ups. + */ + per_pwr: regulator-per-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "per_pwr"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwr_per_en_default>; + + gpio =3D <&tlmm 142 GPIO_ACTIVE_HIGH>; + enable-active-high; + + regulator-always-on; + regulator-boot-on; + }; + + sdhci_2_vqmmc: regulator-sdhci-2-vqmmc { + compatible =3D "regulator-gpio"; + + regulator-name =3D "sdhci_2_vqmmc"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-type =3D "voltage"; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sd_vset_default>; + + gpios =3D <&tlmm 4 GPIO_ACTIVE_HIGH>; + enable-active-high; + + gpios-states =3D <0>; + states =3D <3300000 0>, + <1800000 1>; + + startup-delay-us =3D <10000>; + }; + + vph_pwr: regulator-vph-pwr { + compatible =3D "regulator-fixed"; + regulator-name =3D "vph_pwr"; + regulator-min-microvolt =3D <3700000>; + regulator-max-microvolt =3D <3700000>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&apps_rsc { + regulators-0 { + vdd-bob1-supply =3D <&vph_pwr>; + vdd-bob2-supply =3D <&vph_pwr>; + }; + + regulators-3 { + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + }; + + regulators-4 { + vdd-s4-supply =3D <&vph_pwr>; + }; + + regulators-5 { + vdd-s1-supply =3D <&vph_pwr>; + vdd-s2-supply =3D <&vph_pwr>; + vdd-s3-supply =3D <&vph_pwr>; + vdd-s4-supply =3D <&vph_pwr>; + vdd-s5-supply =3D <&vph_pwr>; + vdd-s6-supply =3D <&vph_pwr>; + }; +}; + +&gpi_dma1 { + status =3D "okay"; +}; + +&gpu { + status =3D "okay"; +}; + +&gpu_zap_shader { + firmware-name =3D "qcom/sm8550/a740_zap.mbn"; + /* Zap shader doesn't load so is disabled */ + status =3D "disabled"; +}; + +&i2c_master_hub_0 { + status =3D "okay"; +}; + +&i2c_hub_2 { + clock-frequency =3D <400000>; + status =3D "okay"; + + ptn3222: redriver@43 { + compatible =3D "nxp,ptn3222"; + reg =3D <0x43>; + #phy-cells =3D <0>; + + vdd1v8-supply =3D <&vreg_l15b_1p8>; + vdd3v3-supply =3D <&vreg_l5b_3p1>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&eusb2_repeater_reset_default>; + + reset-gpios =3D <&pm8550vs_d_gpios 4 GPIO_ACTIVE_LOW>; + }; +}; + +&ipa { + qcom,gsi-loader =3D "self"; + memory-region =3D <&ipa_fw_mem>; + firmware-name =3D "qcom/sm8550/ipa_fws.mbn"; + status =3D "okay"; +}; + +&iris { + status =3D "okay"; +}; + +&pcie0 { + wake-gpios =3D <&tlmm 96 GPIO_ACTIVE_HIGH>; + perst-gpios =3D <&tlmm 94 GPIO_ACTIVE_LOW>; + + /* + * pcie0 hosts the M.2 Key-E slot. Apply the SDIO + * reset de-assert here so any module's chip enable is settled + * before pcie0 trains its link. + */ + pinctrl-0 =3D <&pcie0_default_state>, <&m2e_sdio_resetn_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie0_phy { + vdda-phy-supply =3D <&vreg_l1e_0p88>; + vdda-pll-supply =3D <&vreg_l3e_1p2>; + + status =3D "okay"; +}; + +&pcie1 { + wake-gpios =3D <&tlmm 99 GPIO_ACTIVE_HIGH>; + perst-gpios =3D <&tlmm 97 GPIO_ACTIVE_LOW>; + + /* + * pcie_switch_sel_default and gbe_reset_default are board-init + * lines that must be stable before pcie1 trains its link: the + * PCIe switch needs its mode-select strap settled, and the + * downstream LAN743x must be out of reset to enumerate. + * Applying them via pcie1's pinctrl-0 fires them during + * qcom-pcie probe, before bus enumeration. + */ + pinctrl-0 =3D <&pcie1_default_state>, + <&pcie_switch_sel_default>, + <&gbe_reset_default>; + pinctrl-names =3D "default"; + + status =3D "okay"; +}; + +&pcie1_phy { + vdda-phy-supply =3D <&vreg_l3c_0p9>; + vdda-pll-supply =3D <&vreg_l3e_1p2>; + vdda-qref-supply =3D <&vreg_l1e_0p88>; + + status =3D "okay"; +}; + +&pm8550_gpios { + sd_card_detect_default: sd-card-detect-default-state { + pins =3D "gpio12"; + function =3D "normal"; + input-enable; + output-disable; + bias-disable; + power-source =3D <1>; /* 1.8 V */ + }; +}; + +&pm8550vs_d_gpios { + eusb2_repeater_reset_default: eusb2-repeater-reset-default-state { + pins =3D "gpio4"; + function =3D "normal"; + + input-enable; + output-enable; + bias-disable; + + drive-push-pull; + power-source =3D <1>; /* 1.8V */ + qcom,drive-strength =3D <3>; + }; +}; + +&pon_pwrkey { + status =3D "okay"; +}; + +&pon_resin { + linux,code =3D ; + + status =3D "okay"; +}; + +&qupv3_id_0 { + status =3D "okay"; +}; + +&qupv3_id_1 { + status =3D "okay"; +}; + +&remoteproc_adsp { + firmware-name =3D "qcom/sm8550/adsp.mbn", + "qcom/sm8550/adsp_dtb.mbn"; + status =3D "okay"; +}; + +&remoteproc_cdsp { + firmware-name =3D "qcom/sm8550/cdsp.mbn", + "qcom/sm8550/cdsp_dtb.mbn"; + status =3D "okay"; +}; + +&sdc2_default { + clk-pins { + drive-strength =3D <16>; + }; + + cmd-pins { + /delete-property/ bias-pull-up; + bias-disable; + drive-strength =3D <16>; + }; + + data-pins { + /delete-property/ bias-pull-up; + bias-disable; + drive-strength =3D <16>; + }; +}; + +&sdhc_2 { + cd-gpios =3D <&pm8550_gpios 12 GPIO_ACTIVE_LOW>; + + pinctrl-0 =3D <&sdc2_default>, <&sd_card_detect_default>; + pinctrl-1 =3D <&sdc2_default>, <&sd_card_detect_default>; + pinctrl-names =3D "default", "sleep"; + + vqmmc-supply =3D <&sdhci_2_vqmmc>; + + bus-width =3D <4>; + no-sdio; + no-mmc; + + status =3D "okay"; +}; + +&tlmm { + /* Reserved I/Os for NFC */ + gpio-reserved-ranges =3D <32 8>; + + pwr_per_en_default: pwr-per-en-default-state { + pwr-per-en-pins { + pins =3D "gpio142"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + }; + + sd_vset_default: sd-vset-default-state { + sd-vset-pins { + pins =3D "gpio4"; + function =3D "gpio"; + drive-strength =3D <16>; + bias-disable; + }; + }; + + /* + * Drive LAN743x reset high (de-asserted) when pcie1 probes, + * so the PHY enumerates on the bus. + */ + gbe_reset_default: gbe-reset-default-state { + pins =3D "gpio138"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-high; + }; + + /* + * We drive this GPIO physically high on the M2 Key-E connector + * to make sure the module is enabled. An M2 Key-E module could + * be using this pin as a chip enable. + */ + m2e_sdio_resetn_default: m2e-sdio-resetn-default-state { + pins =3D "gpio41"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-high; + }; + + /* Force the on-board PCIe switch to select the GbE upstream + * port. + */ + pcie_switch_sel_default: pcie-switch-sel-default-state { + pins =3D "gpio16"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + output-low; + }; +}; + +&uart7 { + status =3D "okay"; +}; + +&ufs_mem_hc { + reset-gpios =3D <&tlmm 210 GPIO_ACTIVE_LOW>; + + vcc-supply =3D <&vreg_l17b_2p5>; + vcc-max-microamp =3D <1300000>; + vccq-supply =3D <&vreg_l1g_1p2>; + vccq-max-microamp =3D <1200000>; + vdd-hba-supply =3D <&vreg_l3g_1p2>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l1d_0p88>; + vdda-pll-supply =3D <&vreg_l3e_1p2>; + + status =3D "okay"; +}; + +&usb_1 { + /delete-property/ usb-role-switch; + dr_mode =3D "peripheral"; + + status =3D "okay"; +}; + +&usb_1_hsphy { + vdd-supply =3D <&vreg_l1e_0p88>; + vdda12-supply =3D <&vreg_l3e_1p2>; + + phys =3D <&ptn3222>; + + status =3D "okay"; +}; + +&usb_dp_qmpphy { + vdda-phy-supply =3D <&vreg_l3e_1p2>; + vdda-pll-supply =3D <&vreg_l3f_0p88>; + + status =3D "okay"; +}; --=20 2.43.0