From nobody Sat Jun 13 17:34:14 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 79D3A3B7752 for ; Wed, 6 May 2026 07:34:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778052853; cv=none; b=ke6cNPYF8u9DwlabBYQXLhvvn0pCY1vRnNbIp0pNOeXi5lBsu8Sn+AzqwQZjRZwsF+thPjmwRg1RoMcsVBcC7LoW9Zlfddxk2Z5M/XERJJZrSlyh/rPBfItYhGsIEvRQeNcl6XK9VbmLs1lLhL4kKLCljZB7biOnTKsIzO/s1vQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778052853; c=relaxed/simple; bh=t6LydqUMaiA9RITqtRjvNO/7mSQu8qm0BY+eJh0PIms=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ldrhhEeoC8katkmiX0P8vnouXF/YYxiog191LFO5VrMQ8Saz267aymybM8k5TAlJWejfOWky8ES80blBg6U4kg6e0BVNv6e86AGpH6zApqWokBXswWfV5jxhri03of8YNaTUZjD9kLrWgZ9AzWindFDDutVcq7aQnqAmoH+UwBM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=O5PPC3aG; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="O5PPC3aG" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-488a14c31eeso45581075e9.0 for ; Wed, 06 May 2026 00:34:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1778052850; x=1778657650; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=kcCuUaooYGwAZf4AbNW8h46t9NowClOwuaIZzuKTGIw=; b=O5PPC3aG2cz38prdpD5wkd1qHJ8mEE5pYMo0WGdtJ4uJkSdBZzhaEb6dWMLifeNZ7u m/mfiE1qkL9wJ+Jtz3nE4sxgY2aKQExMpdwOinR9xqWE4BBZp4l49uPFO7TG47OrnK4I MFPJXmXw4Z+vGO5OyARdsHJhZHTJpjNA/JMk/ISo7CiJob2jLKGDgXf1uJ8IgiFveSQ5 LIb099xhT7/1NMbPf0R6E/Pd5pFA+xmU4M1nvSEM3G/LIFnOvkjW7QZP7TSx2Q6GZb5a kdFWMwUvEwskjl2ocI1L/lYfO9SC+HPnQ1EJZ8TqEK/8gtTyUHbknjDcaarS6+mgKQS4 MIGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778052850; x=1778657650; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=kcCuUaooYGwAZf4AbNW8h46t9NowClOwuaIZzuKTGIw=; b=PECFv1JITAAnfwpXuptIkxz1MKZ5Fj132/VrUS0h7Am5FLJ1LvTA+8tqAwuqUSiws6 q7yzC6Ld8yai2ZZDEUTD18t3+4hY1G3tttLGSGEaKlMObknsqI9fL9qRmxqhOWnPSjSP nC1846taMqdTtwSTlM+GVODwMrhki4e9dW/d2R3BYeyxRyiTm7s6Jxq7euC/NQLS+oF3 Y9J7S+4BG1wBwJWnUULo91r9XYzp/GPsMXjEu1ob0Ue7O+LC/Zz6N4H/3uYz7IgP8JhD o9lQCx0LTvvF5Eahew7zV3iD4NsHhROaceyFNfHZ8CwOkjg9tlP23T7isH/6X5WIiB+s qh/Q== X-Gm-Message-State: AOJu0Yy3Xdzyq8dNcXX2wZh2+oXCpPAZkNNYrmB/cC/Af5VOkSrRYus7 GGxU/ZF5Wlz/u8CtNwP/FKNuJqzaifyVxbEsZW/b6mHlSeYwqe2PT377uzmHdAHTE48= X-Gm-Gg: AeBDiesXOUBq1/sGtJ2+Z0oWJyE5Mr/hs+wbkc/dXIjrkzzs+nxskatTHBZtN/9rTeC RfPymiVknBRzAjqfS6nYILbsNUfq14duUb1boP5KEqkyG5QVAfBBzTQGRXHtconQfTI/qS51F64 z0pFmkoiZTGOxCZC8ewSH9YbQGWht9jM/LkEr5BIgZAVGOVpeleSq8pyZgSTYR+xvEQn7FePWvC KvHkjag1K5G0F4eMB2QxaPfxy/wSqzAVQxCdovh+7z/5+V0r1u6nAck0keAF/t8Ec88HPBwJbGA 3MZEhjTMJ462HIRo5YpObAu70pHHeDEqBRi8jtk/RfK/xDsB33bQBCZEhgCyxd12DLYOlswX5N6 yqSHjUVwGtdBXLogp2oL+VUbUEkiRmkHmOGvZMs4NrbsHp0cemmGPlBv/MX9VMCkvZdBMXOh8Tk QUom+N/I1GX2gxpt2KNnp71tCQQqP/YHkcdXH8x0zxbcxEK/9Dqd+z/YE= X-Received: by 2002:a05:600c:8b04:b0:47e:e2eb:bc22 with SMTP id 5b1f17b1804b1-48e51f183demr35575375e9.5.1778052849595; Wed, 06 May 2026 00:34:09 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e52f5e668sm13644835e9.0.2026.05.06.00.34.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 May 2026 00:34:09 -0700 (PDT) From: Neil Armstrong Date: Wed, 06 May 2026 09:34:06 +0200 Subject: [PATCH v4 1/2] regulator: dt-bindings: document the SGM3804 Dual Output regulator Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260506-topic-sm8650-ayaneo-pocket-s2-sgm3804-v4-1-7495e7905693@linaro.org> References: <20260506-topic-sm8650-ayaneo-pocket-s2-sgm3804-v4-0-7495e7905693@linaro.org> In-Reply-To: <20260506-topic-sm8650-ayaneo-pocket-s2-sgm3804-v4-0-7495e7905693@linaro.org> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, KancyJoe , Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=2595; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=t6LydqUMaiA9RITqtRjvNO/7mSQu8qm0BY+eJh0PIms=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp+u7vHokT5jEw9Cvz6fHrwCOa/dElfLxUifom6Kan Hz6nVYqJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCafru7wAKCRB33NvayMhJ0U5iEA CetLiHXm7q8t9SHgOu/d5QM0zVN7LJ6BPtIdqbc0IFNARWkAo2BwiTnsPgH1Q4H9bNd3j4mHsARq81 yMYDURI6LD2x1MaOqFQTq32dzMNN6JWkWxbSQaTdFXO0omVvN4h4x5jBYyC/SjlxgqvWLscti4gxRn HD0m6A+HM3gTZMKs1uY59zbES+kyvjiy+MuGfhOMyB0UJMLjDQZspc7HPH5jYGGovsxGleQPNn1ZVD FGaA2UK6SYzGgjidFUhbEpSPXFPkGNiqyEa7yI+re7pkYYcr7ewvIBOBZX7e2GSOzDavtBVoXcvef+ f8xzz3MnctDzek4LPfH9QPGTmk8UXkVR0KtubrHXZlEnOfkVnUFd3w74CH8OdIiOF06dcFX98GwTEG k07Df4rM+2qT7ZtS49YKjI1ZfNnjzdAFQe8iOyoaNeCy50Y4+5PJ1qaAWNltpYOQz6ah6ZWr8urzQ6 sQ63NKGEsX1Q1cS/o+mIewwoQVdrTQf0ZG3pGhsRSDmUTYtAiIHT76bwgNhR7rK9PqDPaLO3iEmAzA BfGF2wXHT488KDtVWyJ/XhQ1wINRiy5N7nBPH9QrKu9NbVKcmNmnrEj2GayJHUOUp0cftVqnFCn/Fe MTk12eQrz3xMb8q4VziZFQc5KJDERRO0HrlcwanXoNjiiRH/mQsFvOh2m6zg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Document the SG Micro SGM3804 Single Inductor Dual Output Buck/Boost Converter used to power LCD panels a provide positive and negative power rails with configurable voltage and active discharge function for each output. Signed-off-by: Neil Armstrong Reviewed-by: Rob Herring (Arm) --- .../bindings/regulator/sgmicro,sgm3804.yaml | 77 ++++++++++++++++++= ++++ 1 file changed, 77 insertions(+) diff --git a/Documentation/devicetree/bindings/regulator/sgmicro,sgm3804.ya= ml b/Documentation/devicetree/bindings/regulator/sgmicro,sgm3804.yaml new file mode 100644 index 000000000000..3716eaf81aa9 --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/sgmicro,sgm3804.yaml @@ -0,0 +1,77 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/sgmicro,sgm3804.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SG Micro SGM3804 Single Inductor Dual Output Buck/Boost Converter + +maintainers: + - Neil Armstrong + +description: + The SGM3804 is a dual voltage regulator, designed to support positive/ne= gative + supply for driving LCD panels. It support software-configurable output + switching. The output voltages can be programmed via an I2C compatible i= nterface. + +properties: + compatible: + const: sgmicro,sgm3804 + + reg: + maxItems: 1 + + vin-supply: true + +patternProperties: + "^(pos|neg)$": + type: object + $ref: regulator.yaml# + + properties: + enable-gpios: true + + unevaluatedProperties: false + + required: + - enable-gpios + +required: + - compatible + - reg + - pos + - neg + +additionalProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + regulator@3e { + compatible =3D "sgmicro,sgm3804"; + reg =3D <0x3e>; + + vin-supply =3D <&vin_reg>; + + pos { + regulator-name =3D "outpos"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + enable-gpios =3D <&gpio 17 GPIO_ACTIVE_HIGH>; + }; + + neg { + regulator-name =3D "outneg"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + enable-gpios =3D <&gpio 18 GPIO_ACTIVE_HIGH>; + }; + }; + }; +... + --=20 2.34.1 From nobody Sat Jun 13 17:34:14 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D199F3B7760 for ; Wed, 6 May 2026 07:34:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778052854; cv=none; b=beimeMy+lECeGYdxy2ovpFXEW/zLsjnpDb4coqvqnrTyj3MZ6GxWdvIV5bNFz/XN0Go2oWWozC3jMo1EzWpq5RIoqJI+SApin0aYjkdiTJzSnxxkymXT7Bu6STMm8PSbhBaf5O6Z3pvlfueP4BwyBy2Kr9Slqy9sA02//zQUsGo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778052854; c=relaxed/simple; bh=jguWteL59hRNCLg5EFZn9vJ/WOWKO9Bmxmk1QhpdmHE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ArG4pWNM2uh3w3iuFLlnQSE1QPRjkJUDHNIc2HOyOfDa01l9D6emQ1zGAZoK9OIz0zIlFEfklVaXq5rDnBax78pjXNsvSmvyWIGPJo5wE5tlZX2KMoiV1wgDVFq6cNy1YlzWXnc1yfNdhaLEuzh5Fhi7TocJRN+MbmWV3PmLfck= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=KHdsLH3E; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="KHdsLH3E" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-488b150559bso41703395e9.1 for ; Wed, 06 May 2026 00:34:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1778052851; x=1778657651; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=OxKkMh8u9xkmmjdoRwc/n9KG6W4dpMKfpCUekbP5XKw=; b=KHdsLH3EyosJBOjW9NcaygaY1TYM3UO2DQN3yi8nRpOw5ewK6vrREYvxW8iN143HsZ X5Z4wprniXbNVr8oiu9McYi+zTB5fpIHK8ldiVlY+nRJz1FTCHKH88DiJt4t3CX8mwX5 fMzvBZ/UK2i8/VTvPqoIk5nc7uQgxzUn6+MpgbJCbqsl7KJT/+ni+iQ7eYUsqfTFEemV TLnxRzb/UBVsCr47dFsS8s249WyKEmYt0ak6BugCRgF+xVuBvfZ+3E3NjnfwbrylsWuD flxHokeoZUpquhYq7rmnBkI7OhOrSHXnpqwk9zJMfpJPMDWDT8oApdlluOh4vXNjkFbU TrCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778052851; x=1778657651; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=OxKkMh8u9xkmmjdoRwc/n9KG6W4dpMKfpCUekbP5XKw=; b=X7+rl5LdJADPmgNDteAvgpr5APrD4PSznhP35PqpvGAa8fhl+NjyUSxLunv+odGuKn fdP3NKyGnkxc+IGEoiDnosgCbuU3XLIPzMEIxv3A+7xSsi6LRwB3nFj1wFRimvWBJcbN k3vcAkmXuDH46MIrire/iF89kWscodrJPcINnZaic5PtSH1IEGUOb0oXvIfPs40coST/ /wIRMye1WmjFdSm3XXgfZh9SXOP6fv3ZjKPmJdZQ8Gm5fk8FAyUagrckfAL7JcwxfRo/ dqFgkRHzrXNug4Kb62GV/0gqI40Us6rFkmRO+0NmzETBd+4Ij5dZ/kiTVl3yTPEVR+pU Td0g== X-Gm-Message-State: AOJu0YwtI1BGxgxtlLkiqrFaHrvK0I0uLMooHV27QrNpLWxI6KmI3ihb UvqNPNyBMW7EuPo8t2t8SZSd8yqa57HtxkvKH3k73EXuI4dL9DtZXoF6EBAG+6dSTHg= X-Gm-Gg: AeBDievqtUWwp+vjavDz6EpK2gBt66rWHtx53cq2B2YmRTDDSVOxtPLW2RKcnwr8I0t Snm0scF0icKtJbXeVQ69tw0ZySYT82AHd1fX8weWUHO95VIS+ZGktwmEl4lGezKB0cLp90SAcY8 xC4yfM89TMX9O7Y+mqR0zXeXsSuadx0Zra291NqsP6UuECNU//CHUg9LKL6tyzNvRsxYaTFH90l fmsiXQxMUbKOCjPAWnNqyNQFRpaK9O/gJhz+LPzN7Txz4vQFr714QaOoPLEHIiT6xXjpcq39FWQ h0VFHpzw4TGiWx7/3lADlHl2h5ojVdQUOG8mHnAhJb9prGyghHWDJOtxpcx5hswc6/XdpEEeh45 ZB7Ian/3zGm8HQ+sI81mn4TYhPS1VKhUCpVYjNdhh8KGKifzcectj+hKCrQ3xCZZMyXUUWXEmzg 0T5+0RS+iW/L2dkUV5XJ1z9Y5MtwIgOyq7YnJzfpowqsvBjWwxU05lRO4= X-Received: by 2002:a05:600c:8211:b0:485:3cf3:1010 with SMTP id 5b1f17b1804b1-48e51e09680mr38734995e9.2.1778052850963; Wed, 06 May 2026 00:34:10 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e52f5e668sm13644835e9.0.2026.05.06.00.34.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 May 2026 00:34:10 -0700 (PDT) From: Neil Armstrong Date: Wed, 06 May 2026 09:34:07 +0200 Subject: [PATCH v4 2/2] regulator: add SGM3804 Dual Output driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260506-topic-sm8650-ayaneo-pocket-s2-sgm3804-v4-2-7495e7905693@linaro.org> References: <20260506-topic-sm8650-ayaneo-pocket-s2-sgm3804-v4-0-7495e7905693@linaro.org> In-Reply-To: <20260506-topic-sm8650-ayaneo-pocket-s2-sgm3804-v4-0-7495e7905693@linaro.org> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, KancyJoe , Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=11117; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=lGb8LHGPGJupxwcOcNncbpuVvnR45zO3KoqDseFuuRw=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp+u7vaAIKUm8mIxvQSIklAeWvvWdw5dnf9FU6aeQu +W9JFlCJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCafru7wAKCRB33NvayMhJ0br7D/ 9StJ8tF9oWPE9cCzrf7eACu0yRbne/zVd6HllnM5cCOgELgnA6OuNfXVN1HwbCc82FLtSYwmuLSIRl j0chbS1VIMtZlFKuVmN+x2q6NxrGJqsPIvaNYK+3oHW3mP2JZHyNpkbflGTWBaPYbEwMBekFgV11DX Neo5tDczZ5nGvZ7POyw/Laz6xtappLVoLofGfeIeVAt+UZKhs2+YRfJ5ThjhOFbcmC7n8hosyQWnhc PPUzhA/4EN8ib4v9kswRV0sUzM3K+k4/RO09+XE+DAjF51whLhmjUqTbWI/WCOoAbi8t7eoipfmMt7 B2MIMrXFy0RBu0xAvYNa2F/TddbrlvRzh/A11mso0Fc2bYauEHoQZLKsr2cwoc5XTiSQAiVKedVBHj s64VFZYGkgqip2XlcYDVT/hmXqnfAfNAO/V/iLYv/5FOR8OOLuBbGiKJj9FezqAs/Qb7edxcVEEwfA 9RYB2cbLLkz4G5osfgKzdJNCeagoxfZd2o5dDMKViVVNkk94hDdMWXXeD9db1qVEOBOEmcOgaHpn3l wbf+zKbOxwSvsPHWup/ut+rqiAGUXq6mLalnhXyXfo5m0T7QwS3X5IFofqzW0QE7DK3+fiOciKwrXq +rZHHHdueP1bBA3AAQueOyUOBuZbcn9uGswMcC00UDq5OCu/t8dj7Z5P5H5Q== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE From: KancyJoe Add support for the SG Micro SGM3804 Single Inductor Dual Output Buck/Boost Converter used to power LCD panels a provide positive and negative power rails with configurable voltage and active discharge function for each output. The SGM3804 is powered by the enable GPIO pins inputs and only supports I2C write messages. In order to add flexibility and simplify the driver, the regmap cache is enabled and populated with default values since we can't write registers when the 2 GPIOs are down. Signed-off-by: KancyJoe Signed-off-by: Neil Armstrong --- drivers/regulator/Kconfig | 7 + drivers/regulator/Makefile | 1 + drivers/regulator/sgm3804-regulator.c | 308 ++++++++++++++++++++++++++++++= ++++ 3 files changed, 316 insertions(+) diff --git a/drivers/regulator/Kconfig b/drivers/regulator/Kconfig index e8002526cfb0..1f444d5f33ae 100644 --- a/drivers/regulator/Kconfig +++ b/drivers/regulator/Kconfig @@ -1489,6 +1489,13 @@ config REGULATOR_SC2731 This driver provides support for the voltage regulators on the SC2731 PMIC. =20 +config REGULATOR_SGM3804 + tristate "SGMicro SGM3804 voltage regulator" + depends on I2C && OF + select REGMAP_I2C + help + This driver supports SGMicro SGM3804 dual-output voltage regulator. + config REGULATOR_SKY81452 tristate "Skyworks Solutions SKY81452 voltage regulator" depends on MFD_SKY81452 diff --git a/drivers/regulator/Makefile b/drivers/regulator/Makefile index 35639f3115fd..98ecbbc3c6b7 100644 --- a/drivers/regulator/Makefile +++ b/drivers/regulator/Makefile @@ -172,6 +172,7 @@ obj-$(CONFIG_REGULATOR_S2MPA01) +=3D s2mpa01.o obj-$(CONFIG_REGULATOR_S2MPS11) +=3D s2mps11.o obj-$(CONFIG_REGULATOR_S5M8767) +=3D s5m8767.o obj-$(CONFIG_REGULATOR_SC2731) +=3D sc2731-regulator.o +obj-$(CONFIG_REGULATOR_SGM3804) +=3D sgm3804-regulator.o obj-$(CONFIG_REGULATOR_SKY81452) +=3D sky81452-regulator.o obj-$(CONFIG_REGULATOR_SLG51000) +=3D slg51000-regulator.o obj-$(CONFIG_REGULATOR_SPACEMIT_P1) +=3D spacemit-p1.o diff --git a/drivers/regulator/sgm3804-regulator.c b/drivers/regulator/sgm3= 804-regulator.c new file mode 100644 index 000000000000..8df0507af610 --- /dev/null +++ b/drivers/regulator/sgm3804-regulator.c @@ -0,0 +1,308 @@ +// SPDX-License-Identifier: GPL-2.0-only +// +// SGMicro SGM3804 regulator Driver +// +// Copyright (C) 2025 Kancy Joe +// Copyright (C) 2026 Linaro Limited +// Author: Neil Armstrong + +#include +#include +#include +#include +#include +#include +#include + +#define SGM3804_POS_RAIL_VOLTAGE_REG 0x0 +#define SGM3804_NEG_RAIL_VOLTAGE_REG 0x1 +#define SGM3804_RAIL_DISCHARGE_REG 0x3 + +#define RAIL_VOLTAGE_MASK GENMASK(5, 0) + +#define POS_RAIL_DISCHARGE_EN BIT(1) +#define NEG_RAIL_DISCHARGE_EN BIT(0) + +#define RAIL_VOLTAGE_INVALID RAIL_VOLTAGE_MASK +#define RAIL_DISCHARGE_REG_DEFAULT (POS_RAIL_DISCHARGE_EN | NEG_RAIL_DISCH= ARGE_EN) + +#define SGM3804_VOLTAGES_COUNT 40 + +enum { + SGM3804_POS_RAIL =3D 0, + SGM3804_NEG_RAIL, + SGM3804_RAIL_COUNT, +}; + +/* + * The registers are only writable when the gpio is enabled, so + * we need to use the cache for read operations and set the regmap + * as cache_only when both GPIOs are down. + */ +struct sgm3804_data { + struct regmap *regmap; + /* Protects the regcache state update */ + struct mutex lock; + struct gpio_desc *gpios[SGM3804_RAIL_COUNT]; +}; + +static const struct linear_range sgm3804_voltages[] =3D { + REGULATOR_LINEAR_RANGE(2400000, 0x20, 0x2f, 100000), + REGULATOR_LINEAR_RANGE(4000000, 0x00, 0x17, 100000), +}; + +/* + * The cache is populated with those hardware default values + * so the regmap_update_bits operation will use the cached + * value to build a new register value and write it when GPIOs + * are enabled. + */ +static const struct reg_default sgm3804_reg_defaults[] =3D { + { SGM3804_POS_RAIL_VOLTAGE_REG, RAIL_VOLTAGE_INVALID }, + { SGM3804_NEG_RAIL_VOLTAGE_REG, RAIL_VOLTAGE_INVALID }, + { SGM3804_RAIL_DISCHARGE_REG, RAIL_DISCHARGE_REG_DEFAULT }, +}; + +/* Registers are only writable */ +static bool sgm3804_writeable_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case SGM3804_POS_RAIL_VOLTAGE_REG: + case SGM3804_NEG_RAIL_VOLTAGE_REG: + case SGM3804_RAIL_DISCHARGE_REG: + return true; + default: + return false; + } +} + +/* + * Since all registers are only writeable, regmap will only read from the = cache data. + */ +static bool sgm3804_readable_reg(struct device *dev, unsigned int reg) +{ + return false; +} + +static const struct regmap_config sgm3804_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D 0x03, + .writeable_reg =3D sgm3804_writeable_reg, + .readable_reg =3D sgm3804_readable_reg, + .cache_type =3D REGCACHE_MAPLE, + .reg_defaults =3D sgm3804_reg_defaults, + .num_reg_defaults =3D ARRAY_SIZE(sgm3804_reg_defaults), +}; + +static int sgm3804_sync_regcache_state(struct sgm3804_data *ctx) +{ + guard(mutex)(&ctx->lock); + + /* If both GPIOs are down, IC is powered down and I2C writes will fail */ + if (!gpiod_get_value_cansleep(ctx->gpios[SGM3804_POS_RAIL]) && + !gpiod_get_value_cansleep(ctx->gpios[SGM3804_NEG_RAIL])) { + regcache_cache_only(ctx->regmap, true); + regcache_mark_dirty(ctx->regmap); + } else { + /* At least a GPIO is up, we can write registers */ + regcache_cache_only(ctx->regmap, false); + return regcache_sync(ctx->regmap); + } + + return 0; +} + +static int sgm3804_get_voltage_sel(struct regulator_dev *rdev) +{ + int ret; + + ret =3D regulator_get_voltage_sel_regmap(rdev); + if (ret < 0) + return ret; + + /* Force setting a voltage on probe */ + if (ret =3D=3D RAIL_VOLTAGE_INVALID) + return -ENOTRECOVERABLE; + + return ret; +} + +static int sgm3804_enable(struct regulator_dev *rdev) +{ + struct sgm3804_data *ctx =3D rdev->reg_data; + int ret; + + ret =3D gpiod_set_value_cansleep(ctx->gpios[rdev_get_id(rdev)], 1); + if (ret) + return ret; + + ret =3D sgm3804_sync_regcache_state(ctx); + if (ret) + goto err; + + return 0; + +err: + gpiod_set_value_cansleep(ctx->gpios[rdev_get_id(rdev)], 0); + return ret; +} + +static int sgm3804_disable(struct regulator_dev *rdev) +{ + struct sgm3804_data *ctx =3D rdev->reg_data; + int ret; + + ret =3D gpiod_set_value_cansleep(ctx->gpios[rdev_get_id(rdev)], 0); + if (ret) + return ret; + + return sgm3804_sync_regcache_state(ctx); +} + +static int sgm3804_is_enabled(struct regulator_dev *rdev) +{ + struct sgm3804_data *ctx =3D rdev->reg_data; + + return gpiod_get_value_cansleep(ctx->gpios[rdev_get_id(rdev)]); +} + +static const struct regulator_ops sgm3804_ops =3D { + .list_voltage =3D regulator_list_voltage_linear_range, + .map_voltage =3D regulator_map_voltage_linear_range, + .set_voltage_sel =3D regulator_set_voltage_sel_regmap, + .get_voltage_sel =3D sgm3804_get_voltage_sel, + .set_active_discharge =3D regulator_set_active_discharge_regmap, + .enable =3D sgm3804_enable, + .disable =3D sgm3804_disable, + .is_enabled =3D sgm3804_is_enabled, +}; + +static const struct regulator_desc sgm3804_regulator_desc[] =3D { + /* Positive Output */ + { + .name =3D "pos", + .of_match =3D "pos", + .supply_name =3D "vin", + .id =3D SGM3804_POS_RAIL, + .ops =3D &sgm3804_ops, + .type =3D REGULATOR_VOLTAGE, + .linear_ranges =3D sgm3804_voltages, + .n_linear_ranges =3D ARRAY_SIZE(sgm3804_voltages), + .n_voltages =3D SGM3804_VOLTAGES_COUNT, + .vsel_reg =3D SGM3804_POS_RAIL_VOLTAGE_REG, + .vsel_mask =3D RAIL_VOLTAGE_MASK, + .active_discharge_on =3D POS_RAIL_DISCHARGE_EN, + .active_discharge_mask =3D POS_RAIL_DISCHARGE_EN, + .active_discharge_reg =3D SGM3804_RAIL_DISCHARGE_REG, + .enable_time =3D 40000, + .owner =3D THIS_MODULE, + }, + /* Negative Output */ + { + .name =3D "neg", + .of_match =3D "neg", + .supply_name =3D "vin", + .id =3D SGM3804_NEG_RAIL, + .ops =3D &sgm3804_ops, + .type =3D REGULATOR_VOLTAGE, + .linear_ranges =3D sgm3804_voltages, + .n_linear_ranges =3D ARRAY_SIZE(sgm3804_voltages), + .n_voltages =3D SGM3804_VOLTAGES_COUNT, + .vsel_reg =3D SGM3804_NEG_RAIL_VOLTAGE_REG, + .vsel_mask =3D RAIL_VOLTAGE_MASK, + .active_discharge_on =3D NEG_RAIL_DISCHARGE_EN, + .active_discharge_mask =3D NEG_RAIL_DISCHARGE_EN, + .active_discharge_reg =3D SGM3804_RAIL_DISCHARGE_REG, + .enable_time =3D 40000, + .owner =3D THIS_MODULE, + }, +}; + +static int sgm3804_probe(struct i2c_client *i2c) +{ + struct device *dev =3D &i2c->dev; + struct sgm3804_data *ctx; + int ret, i; + + ctx =3D devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL); + if (!ctx) + return -ENOMEM; + + mutex_init(&ctx->lock); + + ctx->regmap =3D devm_regmap_init_i2c(i2c, &sgm3804_regmap_config); + if (IS_ERR(ctx->regmap)) + return dev_err_probe(dev, PTR_ERR(ctx->regmap), + "failed to init regmap\n"); + + /* Get enable GPIOs */ + for (i =3D 0; i < ARRAY_SIZE(sgm3804_regulator_desc); i++) { + const struct regulator_desc *reg =3D &sgm3804_regulator_desc[i]; + struct fwnode_handle *child; + + child =3D device_get_named_child_node(dev, reg->of_match); + if (!child) { + dev_err(dev, "missing child '%s'\n", reg->of_match); + return -EINVAL; + } + + ctx->gpios[i] =3D devm_fwnode_gpiod_get(dev, child, "enable", + GPIOD_ASIS, reg->name); + fwnode_handle_put(child); + if (IS_ERR(ctx->gpios[i])) + return dev_err_probe(dev, PTR_ERR(ctx->gpios[i]), + "failed to get '%s' enable GPIO\n", + reg->name); + } + + ret =3D sgm3804_sync_regcache_state(ctx); + if (ret) + return ret; + + for (i =3D 0; i < ARRAY_SIZE(sgm3804_regulator_desc); i++) { + struct regulator_config config =3D { }; + struct regulator_dev *rdev; + + config.dev =3D dev; + config.regmap =3D ctx->regmap; + config.of_node =3D dev_of_node(dev); + config.driver_data =3D ctx; + rdev =3D devm_regulator_register(dev, &sgm3804_regulator_desc[i], + &config); + if (IS_ERR(rdev)) + return dev_err_probe(dev, PTR_ERR(rdev), + "failed to register regulator %d\n", i); + } + + return 0; +} + +static const struct i2c_device_id sgm3804_id[] =3D { + { "sgm3804" }, + { } +}; +MODULE_DEVICE_TABLE(i2c, sgm3804_id); + +static const struct of_device_id sgm3804_of_match[] =3D { + { .compatible =3D "sgmicro,sgm3804" }, + { } +}; +MODULE_DEVICE_TABLE(of, sgm3804_of_match); + +static struct i2c_driver sgm3804_regulator_driver =3D { + .driver =3D { + .name =3D "sgm3804", + .probe_type =3D PROBE_PREFER_ASYNCHRONOUS, + .of_match_table =3D sgm3804_of_match, + }, + .probe =3D sgm3804_probe, + .id_table =3D sgm3804_id, +}; + +module_i2c_driver(sgm3804_regulator_driver); + +MODULE_DESCRIPTION("SGMicro SGM3804 regulator Driver"); +MODULE_AUTHOR("Kancy Joe "); +MODULE_AUTHOR("Neil Armstrong "); +MODULE_LICENSE("GPL"); --=20 2.34.1