From nobody Sat Jun 13 20:56:15 2026 Received: from SN4PR2101CU001.outbound.protection.outlook.com (mail-southcentralusazon11012033.outbound.protection.outlook.com [40.93.195.33]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 70A283233F4; Tue, 5 May 2026 11:00:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.195.33 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978811; cv=fail; b=U+YAbYjX9Ih8Q1qcCeUSbCzAvRFf8hsyhW74ml8VudRqdI7L9c3SI+qlLJ+XaZ/IcMG+ndppWtRipf+t9/BFlCFYiyVk98ZsIWS6QY8WM3WF5wv/ypGYH8MM0YMUyVckeyMUEm+ksvqzdzDUFcWbD6TUGSxZDct2FZ4CjqL/DDg= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978811; c=relaxed/simple; bh=HPWGWlsFfwdc6MvcwXq0L3X9HTVL2k1U8wL5kV80skU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Lrtglwkdzb61Yaw3IL8iLKTwB/zsHRRulohyRVBNhK2InFgsCXLAJ/Xk2JPAJN1jw9jA92jS6jvhb2KmmhLWcj550bPZlQknlSgWLPcojmmKZyHkso81VJqUPsrBn6SFaa0vkbJXymsv9QDO5pSJX0boWHeNFWV5pQSOLRKNEy0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=WOvyus6+; arc=fail smtp.client-ip=40.93.195.33 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="WOvyus6+" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=wP6jXtEyiZzk/cZJQDUdUK/TEiit81pwpy8TKrOFVGBjrx6WJzX5hfviR4sa2iyU8mPlFyH6Va3mmKIc9/8uOsHz3BFwmOKeYw88XitDlltr/kOjHehQunOvpruTILuF764vwL8zeN6DKWv8JUdisUJwvpNigmcsz5Hq0W3VYpz9lvm/IxYba3xbeB68gtzyvV++wO4d2X7/IOdo/85yGZx3ClMsFiH0pghvLWqWihUg/Bs5mRVItersmjRsgo1pV1J4uE1rGz3R9PDs12ntbzwCbdUCK/ptsxR4D06ynfubdgQ+QlLkLmOKHANP41sGDPZoBAQlt8RZf+hk9MuHSQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wrmZ+/NqaBsAR2MciiHWHkdVel9TH/N9izq65UnUjwU=; b=NCX9U4EQn2sCSJ6kPIsd3OLipTcBCH4w7fDMZ978Z6ESsxlGfRYEdlX2/j/ZCgYe7bResN4F7r6DX/qrPRKN525qL6PCENMk8AIOJrzKVcWtkB250Ebo2sHrDHzduhB6rsLpIqKXjniAyNbtgQdMXeqgHGaqH69tXlPM4K2Tn11a/0pMSPw3d6SyBmJs++0rJbdidluqYfxF8hkY/YbyuIs7xfyFRYKh/jyLjulxKC5Rg9yF0qxiz5mhYU2OeivoiGcU4EhCktcK5Tv/P2hKcivzXNEc4GM2G5u7hyR8jklJFMpzL8Z8dBHvfMLV7sIbj2+DLIp6xRPfxs147B8uPw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wrmZ+/NqaBsAR2MciiHWHkdVel9TH/N9izq65UnUjwU=; b=WOvyus6+tltG0oIgRlhWc8ngvA8IEAl99hXPuxjYjnnlkVmdohU+aG8JdjxF5wprJVFh+5f1uqGJ2JvcsnGpo+IgHAVD28tRHxuwTRdtsCYEzzwHy8jlnA7+ixcBGao3454haNqmtSTAgywrTrXAScMIHJWYePBFTBP9uCu5LtNnCrsrOnbIFR9CxHOUpWmxKp5tz5o74eQDERz6z7LPMCvnZG4rzT72a2+ekixzD1uOHzEV9X9oTGzi4Ptj4w2+opr+RDssTtbH3xa5Lty3o1qlOgxIx30IbtPS3yLSCZftFkHcod2M9gszDzuncC+hDXbcg2Tl6a+GSlPwrFalug== Received: from BL1PR13CA0109.namprd13.prod.outlook.com (2603:10b6:208:2b9::24) by CH1PR12MB9599.namprd12.prod.outlook.com (2603:10b6:610:2ae::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.25; Tue, 5 May 2026 11:00:04 +0000 Received: from BL02EPF00021F6C.namprd02.prod.outlook.com (2603:10b6:208:2b9:cafe::2e) by BL1PR13CA0109.outlook.office365.com (2603:10b6:208:2b9::24) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9891.15 via Frontend Transport; Tue, 5 May 2026 11:00:03 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by BL02EPF00021F6C.mail.protection.outlook.com (10.167.249.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.9 via Frontend Transport; Tue, 5 May 2026 11:00:03 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 03:59:52 -0700 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 03:59:51 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Tue, 5 May 2026 03:59:48 -0700 From: Akhil R To: Laxman Dewangan , Dmitry Osipenko , Andi Shyti , Thierry Reding , Jonathan Hunter , "Kartik Rajput" , Wolfram Sang , , , CC: , Akhil R Subject: [PATCH 1/4] i2c: tegra: use dmaengine_get_dma_device() for DMA buffer allocation Date: Tue, 5 May 2026 16:29:25 +0530 Message-ID: <20260505105928.38457-2-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260505105928.38457-1-akhilrajeev@nvidia.com> References: <20260505105928.38457-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL02EPF00021F6C:EE_|CH1PR12MB9599:EE_ X-MS-Office365-Filtering-Correlation-Id: d65fc1e0-e36a-452a-4e3e-08deaa9575fb X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|36860700016|1800799024|376014|921020|56012099003|22082099003|18002099003; X-Microsoft-Antispam-Message-Info: ZTU/JK+wFwNgYEK+CN417z7iMZJLOFItDpmlE6UrRnRrFNwGCRXh67UCB/cAw/wATSPIbB61kCJ2RGfChamoLhr0ME4QzrPrK9ovYY2mBvUjrsD1SvGxlapXheNFCjWNkMPEcm/KQe7g9TyNvI7yjkxEDvA6NvSM4qVvlK4VftbcOqsFCoBWQpDSjjOWCY8QY7gr80jOyFtyeyI8n+HHkjW9PqwgibxYsxjKxM8En1gO1ROhoIMEpivCfMfpehLCfAgKUIRkPPIl4p5Zk+34i/GwsSeuQKgUwu07i/DpufymAMmMGPgJxG4peM/jvU8bTVrjQa6/IkFP/cSIKVcl7k8gAC+DxyDKOqg4NeaZ41mrXPgRNre0ax7PEyX9dt2FucUTQ8hEQJwLfZ9jydFScU4l4uj6eQh6xUWggHI4sUV3YTD1idgLN7sN3K3IjktXT0LK3EEh7rOaQesIBgh3lwE6ay+Eqy4N98Q22K73T9WM/LOUeqbRUJ+qQS7kZw5eSwLmt9ENeQ8M3xP9yVKs5yMDCS0yyRDmZVQsQmkWcxCScJyhqQPhHjQelgpHugxa+Fnyx8AVI6knUTzjxX9JP1pIEogmBaXBgo1iiV9DdXUDphPtojiSgusbLSUProowKHp6fN501tqxoXBu6deO8G2LtWc3lAXDyhMdXaTbL38Ga5y1m056DxOQxdyIgeW6BUeCJyN1Lp8RgvBKPbpjprhMhGg6Xg9JwBHyf7L9Ks6gW1zZ629+6bzTDl0pnToVxNb7tL9WCIMGcQdSCaS14g== X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(36860700016)(1800799024)(376014)(921020)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: juVmsdPOlRCaYQ1o2JL7ANkmkjKWhCk3/45R2FVkc1wTJRmaqXOcDLUqxBfent6iWLC7UaaYf9Cgv+R1nwV9Pzq32X4myw4LjfZs8/Cg+Jxb9BmPiVQvIzpyFezhfyZcXb6yNKwDfqfjcGBHGRPa4Ens1cGBsUz3Q2qWyDgasL3ReuBR4AzhQs/V9lWWmpPT/pN3k/xM8awT5ykA5m+OYjdkUrLT66X8qfAR0MHTbK3V6kQmm4Cz+amxloyxG+h9rPI0M6aCQWFi1DSSF6SWSuasryKGwVACz1rAVkGMsKGUX8XBQgaAllLPIQzdijQmg5xQ2dlM2984NF5irfUyI9Du5aREDij8POX44Dphe4rcB8aHj9U4wvyA1bewPG866pZJf6ayGeeUtIX/OGfkeUv+LN/5sHyaYmEeU9ui9LXNISPh68IdrBSQJktA29qX X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2026 11:00:03.7572 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d65fc1e0-e36a-452a-4e3e-08deaa9575fb X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL02EPF00021F6C.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH1PR12MB9599 Content-Type: text/plain; charset="utf-8" Use dmaengine_get_dma_device() to obtain the correct struct device pointer for dma_alloc_coherent() instead of directly dereferencing chan->device->dev. The dmaengine_get_dma_device() helper checks whether the DMA channel has a per-channel DMA device (chan->dev->chan_dma_dev) and returns it when available, falling back to the controller device otherwise. On platforms where the DMA controller sits behind an IOMMU with per-channel IOVA spaces (e.g. Tegra264 GPC DMA), the per-channel device carries the correct DMA mapping context. Using the controller device directly would allocate DMA buffers against the wrong IOMMU domain, leading to SMMU faults at runtime. On platforms without per-channel DMA devices the helper returns the same pointer as before, so there is no change in behavior for existing hardware. Signed-off-by: Akhil R Assisted-by: Cursor:claude-4.6-opus Reviewed-by: Jon Hunter --- drivers/i2c/busses/i2c-tegra.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/i2c/busses/i2c-tegra.c b/drivers/i2c/busses/i2c-tegra.c index 9fd5ade774a0..a21f6457d41b 100644 --- a/drivers/i2c/busses/i2c-tegra.c +++ b/drivers/i2c/busses/i2c-tegra.c @@ -712,7 +712,7 @@ static int tegra_i2c_init_dma(struct tegra_i2c_dev *i2c= _dev) goto err_out; } =20 - i2c_dev->dma_dev =3D i2c_dev->dma_chan->device->dev; + i2c_dev->dma_dev =3D dmaengine_get_dma_device(i2c_dev->dma_chan); i2c_dev->dma_buf_size =3D i2c_dev->hw->quirks->max_write_len + I2C_PACKET_HEADER_SIZE; =20 --=20 2.50.1 From nobody Sat Jun 13 20:56:15 2026 Received: from PH7PR06CU001.outbound.protection.outlook.com (mail-westus3azon11010041.outbound.protection.outlook.com [52.101.201.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1CA3C346FC3; Tue, 5 May 2026 11:00:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.201.41 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978837; cv=fail; b=B4jBNY190FcLmZca51WsBz8Cd8Jvh5VwtBI4TxLF8VVmLG8etC5SHDxz9aj7SNIaebxckgNwqpHTUYnsPwJ33141mU1lw/8yc4Cbg8b3YjHvW5maVWKa9+mBPcEmCG46IC8sNv5vLEhnn3M22S9MXBfJGrMehu939bi1wpKpE3U= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978837; c=relaxed/simple; bh=BiNTVTcIfeCMbsf0UcGSI9ZHtwbxyg4Auvm3XXWYwFE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=KkUoMYrwLd29gEanH/WIWRfGzGULqtDiZCaduCNWBu6xXSbwt13Rgg0svklKKPcYHo4V/97PLN6gvSV3V1TYgZiB6IS+IDftuhmp40in/P1bCufjqxQt+3hVegCoglo9r+9mmJI5xDPTS8GVoOoSWMwlIo00tFJNW3wjyj/7lAk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=sZZHn+Xy; arc=fail smtp.client-ip=52.101.201.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="sZZHn+Xy" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Ian9AVtQHYz7myGrGDGHZOYilU6IDZ8lnCVpIP6nOSAGlu4wjnd+kNOAutuLG6YpCDHhlQyGFMvyEjqGHjg0ENymg9p6VI2YX8jgDRM5yOtuSnnGObMa2UP7xYNZ7Fl4EEPV0kImG6cMkyJro7qo9IxitexfGi/xXMIf4KWy8DzUuuocJwHTG8OaU2DvJdCN7n30pqHMPCxjnmu8i4L3XqgIJvtZr9urHPSNmI0sNSbJUSByvUHE9lj/9tvaReCvskS2OXxdc6EVmGYlWYocjldWDlWdiNul5MSHJIl5yWQRWLlVURdeNeJ0u3Vy8eEcYBPZma2rYovDHl7vWF4dBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1lZ+uAG2E5p17Fl5NU24FOSVgZ38a2zZyG+Zzj81oJw=; b=D1V+aa9APnSCOdBwG2Nmc9ddS8WKRGdTmd2gj8QGvH539N7r1mJHxBYkxRRbVhv5S6VV5vdfQmk14NyrcNQrIruYNqvIiAmXewx9Te/Fjob60RFF2/PFbwfkxrU4lRKTMAkEON3igNtK/ADzofUT80nzXeXmZ6Ehw7PyQJIUCo1cUgR6D/nEl29hVdZrpe3CJA1INOXyQaCeaksx5oVKHFZ1+P9lM2icVfaQZlomNgC9g4iaBU6UeJvR8dC1Y9EdlP/snFfYZlHeAbrIoaC6X+vx2o/vCvLT9WKjLKoSiaEZ+0OVPf5WQwx70//PKEkDCQstYbP63QFhsQZ++kZq7Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1lZ+uAG2E5p17Fl5NU24FOSVgZ38a2zZyG+Zzj81oJw=; b=sZZHn+Xyce0rQ9rPZHbmPpbfEC4uGEncmca0V6OntSGQ/RhTjx0hg8aISgnOWSjx/yOiAY5cH9pq6HlTGxSbb+UCsruzEPzn6NYxVb6MsQrOF/T4SHBS7TsVI68c3VozsJDw3tuI45bD1RdJhWJSmPnPZ/yQ9BC/CIU6bNOCocv5bbUx0f5HCvFiL9GP5yxCT6vgdcwFVguXo+73+eFmYr19yqHzAjrKu4Nhs5qDsLzYP1aKBpxe1Td3VYD/G/2hcpf2gDe8wn3G1P0VtqoGHhoZn7Jgv8FEQtSCtdUD6qTcsnFtidkppucvQbBlzbX9mU0f+LaMc5aqS71q2DX+8w== Received: from MN2PR01CA0010.prod.exchangelabs.com (2603:10b6:208:10c::23) by MN2PR12MB4094.namprd12.prod.outlook.com (2603:10b6:208:15f::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.27; Tue, 5 May 2026 11:00:30 +0000 Received: from MN1PEPF0000ECD8.namprd02.prod.outlook.com (2603:10b6:208:10c:cafe::de) by MN2PR01CA0010.outlook.office365.com (2603:10b6:208:10c::23) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9870.25 via Frontend Transport; Tue, 5 May 2026 11:00:30 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by MN1PEPF0000ECD8.mail.protection.outlook.com (10.167.242.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.9 via Frontend Transport; Tue, 5 May 2026 11:00:30 +0000 Received: from rnnvmail202.nvidia.com (10.129.68.7) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 04:00:07 -0700 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail202.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 04:00:06 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Tue, 5 May 2026 04:00:03 -0700 From: Akhil R To: Laxman Dewangan , Dmitry Osipenko , Andi Shyti , Thierry Reding , Jonathan Hunter , "Kartik Rajput" , Wolfram Sang , , , CC: , Akhil R Subject: [PATCH 2/4] i2c: tegra: Disable fair arbitration for non-MCTP buses Date: Tue, 5 May 2026 16:29:26 +0530 Message-ID: <20260505105928.38457-3-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260505105928.38457-1-akhilrajeev@nvidia.com> References: <20260505105928.38457-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: MN1PEPF0000ECD8:EE_|MN2PR12MB4094:EE_ X-MS-Office365-Filtering-Correlation-Id: 5b4b5249-0543-4c5a-ab70-08deaa9585e3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700016|376014|1800799024|82310400026|18002099003|22082099003|921020|56012099003; X-Microsoft-Antispam-Message-Info: ItPN8CVd3aW8IixgfEvo5dGgM50QlER7sVlu2+QDKlhbZ5yJ9JEAH4dOt9S5QdnVWizMc786Ql92mZxJKM9Wrznksz1aeqwM3zI+J2ogAdlRId/yIBgAxATFKliVlpqDMFUd+ZhkqhAcN8OlDPF//6hndPQ7AK0G87098pUVcN0mk7eKuzw+vwV4Ccw0S/fOkeCFyYwxFnXGTaVBqo5HS+Fgc+DzCRSKbQ4TIblveWElMMgV+flVLHEGbqobFQKdHxjscNoNOcXWNEB5v5wPDWkYbmC0/PebOy+dpt6A5Ra3RMjrl7FlahsfVwKG0MhBeXT2rlBs4Mh7KdZ4Fwu85gdCqJiqPRRTn8g4CDxjlF+s8DmAc20Q6UaP9LO8tY3+loiVhEHV9KVM2w938nuyV5XNKUok/gTzFBolhJZ7IwaLj5+p77fYo+h3IHGwH5qP27QIcmSEslK4N9ZK5BEyW9z+YEZI+VjtFefVb4CdPwhNM9ANlTR695PC23C/iD77d60pcVSgu0qhd86a7a+sCPWVHFI9wvIBVzIa5HfOaRENEGHRVnuiNfc7pfx1m0URPS4g82LHbsGT11YzVGhOQDNaN0xhmgx90mznP1Z7dbNHNd2YLFT8cTrcZBmQHYPaadfKPTE30RZwwwmR0K1XiAbKtsrP7L+kZKjcDXB+BI94ddYwJYUson/9kGRoIgsh7JAozsUnzsRXN11Go6BNKX7FG2kcQsRVqodl58yDZVviB+C4G15EpeEZx46VJAcCDsk2g5pyPsbTSAHtpWxAoA== X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700016)(376014)(1800799024)(82310400026)(18002099003)(22082099003)(921020)(56012099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: ibhgD7r//R+Ao1YFDxmdsVJtdWuONPHdxZk326d4UG6mPvkbY57FxjBfJxdS8L5F+JujDRwSXnqPm0oAq+nH+25oLnhvBje4DiHbvgOVyXxzvnFsp91iy6uIF8bdxyPpTYtYkG4OQ6Aa3S19mVqRYaU993UGbFSAYh1j6qy+93vCtnhT7WBrFLy/dGk2CwUnPFD+sY2b6KbURIrz73K74tK0iMaQr23rinwOkPUHrmfAgrFjoPX97udwLBiO/d6DTK9z7kPBSSQyK8B9og1v2GsPUwpNo8Iul+f3Ci98UfatPRo2Zr8lXMXx/Hq7tHbqC7VdMfrCs03PmdaW44UVu7u/EOX8/bZTXSO6ZQwp5NlNQhPvGc6KSjinZzoe2n35Le9jNmtKQWVrd6y+0ODAZTRvLwYZOALDiEGYQRMpp0aoKMcOOYnKUF8MNTZocElt X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2026 11:00:30.4409 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5b4b5249-0543-4c5a-ab70-08deaa9585e3 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: MN1PEPF0000ECD8.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4094 Content-Type: text/plain; charset="utf-8" Recent Tegra I2C controllers have a fairness arbitration register, which allows configuring the fair idle time required to support MCTP protocol over I2C. It is enabled by default, adding a per-transfer latency overhead that impacts non-MCTP I2C buses. Disable the fairness arbitration register during controller init for buses that are not MCTP controllers. Signed-off-by: Akhil R Assisted-by: Cursor:claude-4.6-opus Reviewed-by: Jon Hunter --- drivers/i2c/busses/i2c-tegra.c | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/drivers/i2c/busses/i2c-tegra.c b/drivers/i2c/busses/i2c-tegra.c index a21f6457d41b..1d274431e209 100644 --- a/drivers/i2c/busses/i2c-tegra.c +++ b/drivers/i2c/busses/i2c-tegra.c @@ -164,6 +164,7 @@ struct tegra_i2c_regs { unsigned int master_reset_cntrl; unsigned int mst_fifo_control; unsigned int mst_fifo_status; + unsigned int fairness_arb; unsigned int sw_mutex; }; =20 @@ -272,6 +273,7 @@ static const struct tegra_i2c_regs tegra264_i2c_regs = =3D { .master_reset_cntrl =3D 0x0a8, .mst_fifo_control =3D 0x0b4, .mst_fifo_status =3D 0x0b8, + .fairness_arb =3D 0x0e8, .sw_mutex =3D 0x0ec, }; =20 @@ -300,6 +302,7 @@ static const struct tegra_i2c_regs tegra410_i2c_regs = =3D { .master_reset_cntrl =3D 0x0ac, .mst_fifo_control =3D 0x0b8, .mst_fifo_status =3D 0x0bc, + .fairness_arb =3D 0x0ec, .sw_mutex =3D 0x0f0, }; =20 @@ -379,6 +382,7 @@ enum tegra_i2c_variant { * timing settings. * @enable_hs_mode_support: Enable support for high speed (HS) mode transf= ers. * @has_mutex: Has mutex register for mutual exclusion with other firmware= s or VMs. + * @has_fairarb_reg: Has fairness arbitration register for SMBUS/MCTP supp= ort. * @variant: This represents the I2C controller variant. * @regs: Register offsets for the specific SoC variant. */ @@ -412,6 +416,7 @@ struct tegra_i2c_hw_feature { bool has_interface_timing_reg; bool enable_hs_mode_support; bool has_mutex; + bool has_fairarb_reg; enum tegra_i2c_variant variant; const struct tegra_i2c_regs *regs; }; @@ -476,6 +481,7 @@ struct tegra_i2c_dev { void *dma_buf; =20 bool multimaster_mode; + bool is_mctp; bool atomic_mode; bool dma_mode; bool msg_read; @@ -914,6 +920,10 @@ static int tegra_i2c_init(struct tegra_i2c_dev *i2c_de= v) if (IS_VI(i2c_dev)) tegra_i2c_vi_init(i2c_dev); =20 + /* Disable fairness arbitration if not an MCTP controller */ + if (i2c_dev->hw->has_fairarb_reg && !i2c_dev->is_mctp) + i2c_writel(i2c_dev, 0, i2c_dev->hw->regs->fairness_arb); + if (i2c_dev->hw->enable_hs_mode_support) max_bus_freq_hz =3D I2C_MAX_HIGH_SPEED_MODE_FREQ; else @@ -1779,6 +1789,7 @@ static const struct tegra_i2c_hw_feature tegra20_i2c_= hw =3D { .has_interface_timing_reg =3D false, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra20_i2c_regs, }; @@ -1812,6 +1823,7 @@ static const struct tegra_i2c_hw_feature tegra20_dvc_= i2c_hw =3D { .has_interface_timing_reg =3D false, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DVC, .regs =3D &tegra20_dvc_i2c_regs, }; @@ -1845,6 +1857,7 @@ static const struct tegra_i2c_hw_feature tegra30_i2c_= hw =3D { .has_interface_timing_reg =3D false, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra20_i2c_regs, }; @@ -1877,6 +1890,7 @@ static const struct tegra_i2c_hw_feature tegra114_i2c= _hw =3D { .has_interface_timing_reg =3D false, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra20_i2c_regs, }; @@ -1909,6 +1923,7 @@ static const struct tegra_i2c_hw_feature tegra124_i2c= _hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra20_i2c_regs, }; @@ -1941,6 +1956,7 @@ static const struct tegra_i2c_hw_feature tegra210_i2c= _hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra20_i2c_regs, }; @@ -1974,6 +1990,7 @@ static const struct tegra_i2c_hw_feature tegra210_vi_= i2c_hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_VI, .regs =3D &tegra210_vi_i2c_regs, }; @@ -2007,6 +2024,7 @@ static const struct tegra_i2c_hw_feature tegra186_i2c= _hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D false, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra20_i2c_regs, }; @@ -2041,6 +2059,7 @@ static const struct tegra_i2c_hw_feature tegra194_i2c= _hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D true, .has_mutex =3D false, + .has_fairarb_reg =3D false, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra20_i2c_regs, }; @@ -2075,6 +2094,7 @@ static const struct tegra_i2c_hw_feature tegra256_i2c= _hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D true, .has_mutex =3D true, + .has_fairarb_reg =3D true, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra264_i2c_regs, }; @@ -2109,6 +2129,7 @@ static const struct tegra_i2c_hw_feature tegra264_i2c= _hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D true, .has_mutex =3D true, + .has_fairarb_reg =3D true, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra264_i2c_regs, }; @@ -2143,6 +2164,7 @@ static const struct tegra_i2c_hw_feature tegra410_i2c= _hw =3D { .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D true, .has_mutex =3D true, + .has_fairarb_reg =3D true, .variant =3D TEGRA_I2C_VARIANT_DEFAULT, .regs =3D &tegra410_i2c_regs, }; @@ -2175,6 +2197,7 @@ static void tegra_i2c_parse_dt(struct tegra_i2c_dev *= i2c_dev) =20 multi_mode =3D device_property_read_bool(i2c_dev->dev, "multi-master"); i2c_dev->multimaster_mode =3D multi_mode; + i2c_dev->is_mctp =3D device_property_present(i2c_dev->dev, "mctp-controll= er"); } =20 static int tegra_i2c_init_clocks(struct tegra_i2c_dev *i2c_dev) --=20 2.50.1 From nobody Sat Jun 13 20:56:15 2026 Received: from MW6PR02CU001.outbound.protection.outlook.com (mail-westus2azon11012033.outbound.protection.outlook.com [52.101.48.33]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 04E9941B36B; Tue, 5 May 2026 11:00:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.48.33 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978852; cv=fail; b=fsA4eGY8Mhnz96vpzhYpWPuxPlObJiK2Jd6TGjhmTixquvtc2joXe0dEFFvWk/kj/YuQVyNc7wzqBONcN4lPx+AGpPoFgvK8iI//RuzvsMsOzAY8ox7p4U01RYmaYPTtTKDdxWCMgtmhHujx7KHkSjENlDjYeAYLV4cXUZVLL40= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978852; c=relaxed/simple; bh=hnOT4g5Qm189c1uuMTHVhMBm5iIsVXJy00lXzH/rv9A=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=IbKmyYfFnW6+eNrym1zGz0nhOzoi/32TnmY/HLnxFQQp26nZ0Fwybv/gZNRvWb962lcEhrVuNk5R4IlGXfAamPUlzqvDgdinEG1cOrhGfXpzlxt1592IbF8/fFdW5VGeoPqun03iFcpXu7uDVGEnAT0WgMr2QYxvCQYJTvPKjXI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=XZBJFouT; arc=fail smtp.client-ip=52.101.48.33 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="XZBJFouT" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=kljQSfXGQmoMIcOdB7tM6heksMOufm3V0tDedje5kWNpGe3XRAjcmlmgOHkPiiqBmRV/wL6K2/vkgviRVbA9TiLw+mJT8uGwHXOlIYIBg+CbpwUMj6ZZDOu1SYVYXWARfYcSsT+9uRHiBnKWw39w1cB9OLmRNdThgldZh0NGrelAl46nswg/Wmx1U1BmGjfUHU74CRggqzAM2iE8jg6+DD23v6bSgS2Q4OEbn4+dpNebMmdPhvZmFWpcqxwlE1tBkeIITX7Bh26kgA5vJ5r9+/oQPhvMVNyOMq6yoLSxrH9VsxyaOpUuxkugYp/hOkWrgGxGG3/mU6n2iAjvovrdgA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=OqS8QplLZpPp1zQFqAL0hyH2+FRxJc/6pbd1/GhR7CM=; b=mZ/wex0Fu8809Q7WzPcvvvVvhIm2cIHB3n96R6ce+iM8tYiYG86IeN85spVj/oUKsHWFMPJmH6/X5vQdiC/UPmosCpnR70NI7JL0HHYmyhqIP2U7Yhrwy27J/18vVaH4/zqH85XDF5JO9Zd2THgXmBrCo70fgEI8MW7JeXys3lUPyKljuAcUk7O0YIPgY+0sI0RKko/59/WeTsu1rZuOp2Q75cpKCRyRdmWE/XRtFK6d8E6C7vMddlCcvTlkQzRxu8oqaG4lcRKoig4ROYrGt2xmQHZ46c9yA/HopJz52CWpfwDPiQMe6idqixwdUakxJr3D1KFCZ1m5qkAFOQRkiQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=OqS8QplLZpPp1zQFqAL0hyH2+FRxJc/6pbd1/GhR7CM=; b=XZBJFouTKrpAmVQ6oK5RKXJZVw3hZ6wt7Ud4jD8M9EbMlHdxZ8VD3zS0DmkACACKAiS+aXa/Jr1jAwBXmwE/L5Rr35n+nRiK56yK09+D8gLKewgGrJIwMqJcX7TyyKPrvAfvs1kZznt8jyz7MqsP97Ux8KhQ3zbO4lFWgJ+RpPgzKFyZV7t48XQGwcMdgjWDajo8D8b4A+SSeqsA60mZ+Hv/VP4ywdvTt5m/XfdjZO2YW9ZiYEloYL3ql3gg2EQ47cDyDL9I3L78oRgadm+UGuZccRcWRq1LY4azrSZeyO5YeocJQXCRzNSvIz4yz16WzPSKcrPNkKVtDyAqLsB2BQ== Received: from BL1PR13CA0246.namprd13.prod.outlook.com (2603:10b6:208:2ba::11) by SN7PR12MB8819.namprd12.prod.outlook.com (2603:10b6:806:32a::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.25; Tue, 5 May 2026 11:00:46 +0000 Received: from MN1PEPF0000ECDA.namprd02.prod.outlook.com (2603:10b6:208:2ba:cafe::aa) by BL1PR13CA0246.outlook.office365.com (2603:10b6:208:2ba::11) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9891.14 via Frontend Transport; Tue, 5 May 2026 11:00:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by MN1PEPF0000ECDA.mail.protection.outlook.com (10.167.242.134) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.9 via Frontend Transport; Tue, 5 May 2026 11:00:46 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 04:00:15 -0700 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 04:00:15 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Tue, 5 May 2026 04:00:11 -0700 From: Akhil R To: Laxman Dewangan , Dmitry Osipenko , Andi Shyti , Thierry Reding , Jonathan Hunter , "Kartik Rajput" , Wolfram Sang , , , CC: , Akhil R Subject: [PATCH 3/4] i2c: tegra: Update Tegra410 I2C timing parameters Date: Tue, 5 May 2026 16:29:27 +0530 Message-ID: <20260505105928.38457-4-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260505105928.38457-1-akhilrajeev@nvidia.com> References: <20260505105928.38457-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: MN1PEPF0000ECDA:EE_|SN7PR12MB8819:EE_ X-MS-Office365-Filtering-Correlation-Id: 5fac295a-2d2f-43c6-b4f0-08deaa958f2e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|36860700016|1800799024|376014|921020|56012099003|22082099003|18002099003; X-Microsoft-Antispam-Message-Info: FOsEA+RXE8+QBxpB5q/hLp+7XKHZ8aldSEEb8BreLViiqzW/oQvBC6QYMUdFiAjvQGolkTqVmD4FM7Gi44hby3YPDwx8SWw1eskJHh/3I2FM0i8jYf0FkS275wWy58DTzM2p57vPXIuiueJPzC01KPiRg1z2aR1IHnlPTQywUwJ3BuraM9OfM+WKU0PlgSWP7qLH5KAgtUEwVQR0x5ynSTLdbsXq1gbgvJgfpC/GRQ6AQA1YX4T8JkiCPHqFK4Eu0u1FE+5H0gvLbfb4OUObS1Wt9WATNGVdZQDZQHGAVBxbptHOXdkhEl1MFCeHmSB1lcJSih+96rC+oqze+f06F9m4kyVM/a5vJ8g9u9Km6bMBBWZ31CZHIeWRFkEi2PPvFqS4KqtklzXLItkfB7bCM2zGyxKIDVMbtbnwMpAN6D/GmXCNKfixxnhzgjvQjYQ9lCCXD5INXwr/o46KcTTJn1aWXvpD56rtPy9fl9uPvXDAbHLyt2p6NSucyo/eHTcvhto757tEAKWzEYuPt4o6O1WXf5nBreuYnwgrX8M9OcDQ/IV1OGSe7FPYnC6ZRIIrepxee57RIuSAppOtC/2n/kftagI3dy0IdMjiF/8jj6hP0ha+42SqemArVwVU/Sbi8dg8kYkQeYN5m+1l8iHZ0KksHzlPLU+fdLG3IHpqufNsQFz9nAhKaOneZT+ap/m2g1GcaNkllggrjMoQloXvm1kcZyB5wDgN+Us5KCmDQ2xa5tfywLngcmsJVggDI9o+B0Hy8HfT+7CuGAVEyPoILA== X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(36860700016)(1800799024)(376014)(921020)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 6yAOL+rhbLKTfz1pzq9aJUP6NakFqji+67dBZ136p6Xqw5Vwyx+Ovxofn1swidN3ApjfiSsrvWmW+c/Nc2q/lksxmFBqeACi0GH9dIKdAhBSNdwIZqHmPpD27uTAcov96GYNKkYVGIuRV4p9CURVfSmXnMKkmVCM9rAHme5KrHuIv+yH8hNOniQCuqOFZTDyMtgJkRKeQQYaoPsGjpAJlfvBXwR5VkxbG5BRc60LYj790hS44JtO0vfNiFVYs4kqnO4O3rZMjV5vAg14TAxDvuun9xj6y4kqZUwfw3bs1PcLCXGTJdvfs+xiHBL2fyVXq3atDN/fVLeoTfuY2FaX9ujzjt9qj9lfFEHS6tFSM3o/TCB3YPb4tp5TajnsNlWb8w3GVytnT/ARdD7AVqK0mMwqLGgFfnRoX2uAIG4eh6PhNKS9lgQ9A72SM713DQmP X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2026 11:00:46.0485 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5fac295a-2d2f-43c6-b4f0-08deaa958f2e X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: MN1PEPF0000ECDA.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN7PR12MB8819 Content-Type: text/plain; charset="utf-8" Update Tegra410 I2C timing parameters based on hardware characterization results. This adjusts the fast mode and HS mode settings to be compliant with the I2C specification. Fixes: 59717f260183 ("i2c: tegra: Add support for Tegra410") Signed-off-by: Akhil R Reviewed-by: Jon Hunter --- drivers/i2c/busses/i2c-tegra.c | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/i2c/busses/i2c-tegra.c b/drivers/i2c/busses/i2c-tegra.c index 1d274431e209..0c26139b4721 100644 --- a/drivers/i2c/busses/i2c-tegra.c +++ b/drivers/i2c/busses/i2c-tegra.c @@ -2137,9 +2137,9 @@ static const struct tegra_i2c_hw_feature tegra264_i2c= _hw =3D { static const struct tegra_i2c_hw_feature tegra410_i2c_hw =3D { .has_continue_xfer_support =3D true, .has_per_pkt_xfer_complete_irq =3D true, - .clk_divisor_hs_mode =3D 1, + .clk_divisor_hs_mode =3D 2, .clk_divisor_std_mode =3D 0x3f, - .clk_divisor_fast_mode =3D 0x2c, + .clk_divisor_fast_mode =3D 0x2f, .clk_divisor_fast_plus_mode =3D 0x11, .has_config_load_reg =3D true, .has_multi_master_mode =3D true, @@ -2155,8 +2155,8 @@ static const struct tegra_i2c_hw_feature tegra410_i2c= _hw =3D { .thigh_fast_mode =3D 0x2, .tlow_fastplus_mode =3D 0x2, .thigh_fastplus_mode =3D 0x2, - .tlow_hs_mode =3D 0x8, - .thigh_hs_mode =3D 0x6, + .tlow_hs_mode =3D 0x5, + .thigh_hs_mode =3D 0x2, .setup_hold_time_std_mode =3D 0x08080808, .setup_hold_time_fast_mode =3D 0x02020202, .setup_hold_time_fastplus_mode =3D 0x02020202, --=20 2.50.1 From nobody Sat Jun 13 20:56:15 2026 Received: from MW6PR02CU001.outbound.protection.outlook.com (mail-westus2azon11012006.outbound.protection.outlook.com [52.101.48.6]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 91E1A3822AE; Tue, 5 May 2026 11:00:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.48.6 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978861; cv=fail; b=f1klN+fUB+x4UpxzvpO5yOj3oglwybMPCAMlMYR8zu/jNGMlLd1dsOO+l+5mQaM+1/fZ/g3CIs5ikqxDvO5G36evXVAYMBCxXKts3HP95yPu4GimLOZYLEhUCiQNDSpmrPK1jJjwDkADgEtxOXq2zNSEz6OdW4wm5Q9qrzkODWg= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777978861; c=relaxed/simple; bh=+Nk15Sw2DWW8Mr2h/dz/1yZNEXPfL+7lNayPe59cfOE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=FB8+u1Wt79wOGORBDebue0TC5GSd6DOVsDX9P57THJZ5BUwXwEbdUSyRhCMoKxDle+IQEP1+xs5nvXYcrAr801UsPmQI3DN1B+weZX6ewIrb3GIc3SOfY9H342yEog9W9oa3uSmPEWLuDnr2uilWHIo1oxb85GA1C54oJfo0p3k= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=pPgQhWos; arc=fail smtp.client-ip=52.101.48.6 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="pPgQhWos" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=vLHo8T3KyJCnGMlT2k5JsKc19iGXXInCr2EJSpSa2s0mrI8nSOxYzeZkcRXA8a1CR3aQEOXZZWkeQrlNfPQne6SL5ofy98/jpPAN7ZxH4+005vZ5Yx8sNkv3vIr4P9orOUFYxaUhAdtiQgUcyrN9rIgWXGVnSwkOpYHzUnl786WWjuZWxd+WqR9mg8BQLB67BsxtqB/ACg9KsYdEp1aWmwjajBHrcxWm3kBaG8XA/nUxfg/5CS3xhuSYLgIDha8lnV+qN82yBRdkXiv9x136ZS5eWDDYrbzzwTDQklyrcfHkiZI70lo8lr3tFOiSAAeYt486EiGYcr2R3ydP4Cf2PA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=S/G9ksQYs9p+Hyeh+10UmF9Tiuiewn55CXBtVro1aZk=; b=h7W3sToOuRe/3ckAN8hRE3JfHoZT4LKARl0O6hqEzsjtzYftXXnTvQPbPq8STsw+4zSjisEj934UOCRQWPcJZNBNIDzrW7YgkyS2thRY1ySdloVns/QC7t8lxXwUL+hgxYpRB2Ppuhlz9mt/Pn+iW8gUHKT5HzK43KKEr24l4B309MlU5MH64prdcAn/JkddML4u9dQ0pbc3No547ItX+7EiZXN4Rcqt8h60fsJg45vd91p+CW8ynUosY7j3MFcm1nKgyDjetCuDdNGgFSOArhpwftbLcoJ1m0TtyJZeZsdAyjfFp0xJcQZpqKuS0uy5MUV/oQhQ0kpthdYX8ksssg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=S/G9ksQYs9p+Hyeh+10UmF9Tiuiewn55CXBtVro1aZk=; b=pPgQhWosHJLrEy//S4n55pygLdQGRwJCG6YlUdWW6arKYdbYx0DpCG/Ibz7X5zQLhfmmo9iuhZarKOgyuGGWOHK6SA4JqSI9EY1Fhhg94cg6kPX+wFCXprogeM2PTR+XgxvWNZjKoKOCn/QRIIG1QltZbKJw5BDDeijArL2FBcQiXUBmkceVZtGDyXqyhaTE4EpOjkAbSwI8UBi6A7IPDJXpi+fg6gTjbZtag4CtjHPv9Hs2J85VG5fBr25oP6fUxmLSjRv4Pc80pK8494P7uzy8nj4Gs8Ha25qgKiCOarSYx5V9bPBtV70ul+WCTZc2YKuu7brm34DQzTGbBY4aVQ== Received: from BL1PR13CA0096.namprd13.prod.outlook.com (2603:10b6:208:2b9::11) by DS7PR12MB6048.namprd12.prod.outlook.com (2603:10b6:8:9f::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.25; Tue, 5 May 2026 11:00:51 +0000 Received: from BL02EPF00021F6D.namprd02.prod.outlook.com (2603:10b6:208:2b9:cafe::a) by BL1PR13CA0096.outlook.office365.com (2603:10b6:208:2b9::11) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9891.15 via Frontend Transport; Tue, 5 May 2026 11:00:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by BL02EPF00021F6D.mail.protection.outlook.com (10.167.249.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.9 via Frontend Transport; Tue, 5 May 2026 11:00:51 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 04:00:26 -0700 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 5 May 2026 04:00:25 -0700 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Tue, 5 May 2026 04:00:22 -0700 From: Akhil R To: Laxman Dewangan , Dmitry Osipenko , Andi Shyti , Thierry Reding , Jonathan Hunter , "Kartik Rajput" , Wolfram Sang , , , CC: , Akhil R Subject: [PATCH 4/4] i2c: tegra: Fix NOIRQ suspend/resume Date: Tue, 5 May 2026 16:29:28 +0530 Message-ID: <20260505105928.38457-5-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20260505105928.38457-1-akhilrajeev@nvidia.com> References: <20260505105928.38457-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL02EPF00021F6D:EE_|DS7PR12MB6048:EE_ X-MS-Office365-Filtering-Correlation-Id: e75c210d-5b2a-433f-85e9-08deaa95923f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|36860700016|376014|921020|18002099003|22082099003|56012099003; X-Microsoft-Antispam-Message-Info: CvDku6xbHGMdaxDlzKSjmWxUqHKppE2B77+c8bAPeyQ6SsIae5CDcaDexmiaXLTcFcC39zqTClj7e1mPQTkdiIfiJ0cq0Ja59cOuOZ7uw9NTgW0RP8PSrVErACpeP2T9OBLcWwPrJN8ep6n0Agw29dxySrFy2UC7YZOHkOgaTbW8cvz/3ZRd2JkSgLAd6n0Galf298g6D4M1s7m61E81cEQnRWxjz3xLH2ym4G9BFx/AXHWdOyEh7R+aPEvjWgJg1S6OKPeeQiKZqI9S0cBucDdMrL5WWKVe3cPB2Lfk5b9j6io9q9E3pQZtG13sVO7YxgcsJYiUM/Q2Wlg3A3EB90lp47WvBWCx/B9al3x5JEKpnTeEuvTLvUI9zbD1E/+jJW/bYfXoUJlg7reVGq2tKga/ikO/Wq9rcMNfV6zK0tDp0rd4o3e00pUzGStpCr+8p1daMTz/2U3jKV1iDhng3yfLgfTIBG4TZxyPNlw5asqHpdO7bNQGh0ZKsZ06MYdtISZJ7bYF1ewnB6tpjrD381pUIYAzimbGiHTnhQgNSX9kmafZ5T8GJB26weKgWAG+TZgYxN3AlJTQB5i/qvQjaV2qKjRPHLaOPaNrpVdfq4FO1K2n7KhbMS6yWdH78oGwkj/zLoTB5jqCoxNr7BcMxqusoVcS5WrKXjLZaNEDHDRZY7ufuzymq84PKLjH1rsr6qwu04De5kac1h0CfM3h9+Ugr3mawiG81aqFvEUS7jHdYG8KSeX7gO7a9+IFmHUR2AG8bEP9xI1FizMdS6NmZA== X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700016)(376014)(921020)(18002099003)(22082099003)(56012099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: WbD5+ZaYAP7QxvMnv2YYoG2xPlVqVXq/QlR463K2gw/vC95etL8ijBtzOy0chE+qcMok6aKICd3Cg26f2eGfNH40pDfJFvcVpMxq5PCCe9PcVpM3aM0XNzLkga3FzlkHD5dD0fIvDg23ZeyWsp10NSg70FmEshSNtaGeKVo+PG7eV3ZD4/0q+DtPOSkR6q4k2oildx8Smr9dD0fwBsu1OmspqYWxUc2q3BPtgnRCwPcZBYkXzolMnu3LFywHjRt3WXD3BDdv/oZY6n48xkUvh09Pia6BguSPAA1D9x+ePL3tgtXtnSXAthdpq4Av9BaMsuirpssrShs5x0J53wyY58YruoGdaGsVI3rw2JaUPomwJoXh1tq22J+NQsLNMGan+aiAsJEwXlZn8sujkUQiuMVZKGx2/Vr5O4CAYMv1XpAlU5R5rINKvzAGxTpLTtrp X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 May 2026 11:00:51.1998 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e75c210d-5b2a-433f-85e9-08deaa95923f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL02EPF00021F6D.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR12MB6048 Content-Type: text/plain; charset="utf-8" The Tegra I2C driver relies on runtime PM to wake up the controller before each transfer. However, runtime PM is disabled between the system suspend and NOIRQ suspend. If an I2C device initiates a transfer during this window, the I2C controller fails to wake up and the transfer fails. To handle this, the controller must be kept available for this period to allow transfers. Rework the I2C controller's system PM callbacks such that the controller is resumed from runtime suspend during system suspend and it stays RPM_ACTIVE throughout the suspend-resume cycle until it is runtime suspended back in the system resume. The clocks are disabled in NOIRQ suspend and enabled back in NOIRQ resume by calling the controller's runtime PM functions directly. Fixes: 8ebf15e9c869 ("i2c: tegra: Move suspend handling to NOIRQ phase") Signed-off-by: Akhil R Assisted-by: Cursor:claude-4.6-opus Reviewed-by: Jon Hunter --- drivers/i2c/busses/i2c-tegra.c | 53 +++++++++++++++++++--------------- 1 file changed, 30 insertions(+), 23 deletions(-) diff --git a/drivers/i2c/busses/i2c-tegra.c b/drivers/i2c/busses/i2c-tegra.c index 0c26139b4721..4fee1d2d81cc 100644 --- a/drivers/i2c/busses/i2c-tegra.c +++ b/drivers/i2c/busses/i2c-tegra.c @@ -2425,29 +2425,38 @@ static int __maybe_unused tegra_i2c_runtime_suspend= (struct device *dev) } =20 static int __maybe_unused tegra_i2c_suspend(struct device *dev) +{ + /* + * Bring the controller up and hold a usage count so it stays + * available until the noirq phase. + */ + return pm_runtime_resume_and_get(dev); +} + +static int __maybe_unused tegra_i2c_suspend_noirq(struct device *dev) { struct tegra_i2c_dev *i2c_dev =3D dev_get_drvdata(dev); - int err; =20 i2c_mark_adapter_suspended(&i2c_dev->adapter); =20 - if (!pm_runtime_status_suspended(dev)) { - err =3D tegra_i2c_runtime_suspend(dev); - if (err) - return err; - } - - return 0; + /* + * Runtime PM is already disabled at this point, so invoke the + * runtime_suspend callback directly to put the controller down. + */ + return tegra_i2c_runtime_suspend(dev); } =20 -static int __maybe_unused tegra_i2c_resume(struct device *dev) +static int __maybe_unused tegra_i2c_resume_noirq(struct device *dev) { struct tegra_i2c_dev *i2c_dev =3D dev_get_drvdata(dev); int err; =20 /* - * We need to ensure that clocks are enabled so that registers can be - * restored in tegra_i2c_init(). + * Runtime PM is still disabled at this point, so invoke the + * runtime_resume callback directly to bring the controller back up + * before re-initializing the hardware. The adapter is then marked + * resumed so that consumers can issue transfers from their own + * resume_noirq() handlers and onwards. */ err =3D tegra_i2c_runtime_resume(dev); if (err) @@ -2457,24 +2466,22 @@ static int __maybe_unused tegra_i2c_resume(struct d= evice *dev) if (err) return err; =20 - /* - * In case we are runtime suspended, disable clocks again so that we - * don't unbalance the clock reference counts during the next runtime - * resume transition. - */ - if (pm_runtime_status_suspended(dev)) { - err =3D tegra_i2c_runtime_suspend(dev); - if (err) - return err; - } - i2c_mark_adapter_resumed(&i2c_dev->adapter); =20 return 0; } =20 +static int __maybe_unused tegra_i2c_resume(struct device *dev) +{ + pm_runtime_put(dev); + + return 0; +} + static const struct dev_pm_ops tegra_i2c_pm =3D { - SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(tegra_i2c_suspend, tegra_i2c_resume) + SET_SYSTEM_SLEEP_PM_OPS(tegra_i2c_suspend, tegra_i2c_resume) + SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(tegra_i2c_suspend_noirq, + tegra_i2c_resume_noirq) SET_RUNTIME_PM_OPS(tegra_i2c_runtime_suspend, tegra_i2c_runtime_resume, NULL) }; --=20 2.50.1