From nobody Sat Jun 13 23:10:49 2026 Received: from mail-pj1-f50.google.com (mail-pj1-f50.google.com [209.85.216.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 275351A76BB for ; Tue, 5 May 2026 10:26:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777976810; cv=none; b=Bze4Ft/ponv4TuN2AwfksWwBxIG8gA0jgwWsY1Tv8fR8DwKm/jcch7G2a/F2nc9HvuK0qOcfit0D0NSpwJ9VklmEAHhu1NLJKB5WunB0lqQdnEvy6tP/oAU6uPlmhOVx6rJQOXaCPGpUgNgC9S+fb5YQeKx93rzO9gn86LbKY/M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777976810; c=relaxed/simple; bh=BNQcmIUcI/sLEEdMaIwi95O/OjrcePYCPJrqUygwTgw=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=mh+56t+C0za9NPLsO/CkaJ7+/W2kxdY1DO6i3OXWELqaEjke2siQtMrWX9dpR1tNOXS7i7eJ+qTosqHAppDbKIbfqXn7kLlRcAXkZ4B8zYD5Snd7mJl0upzoNEw3Vmh7t7CZBwHCSh8Ru0hXLJu4kQ1McybF8/Se4Dc7Un9vK/g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RjUtbc27; arc=none smtp.client-ip=209.85.216.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RjUtbc27" Received: by mail-pj1-f50.google.com with SMTP id 98e67ed59e1d1-3651fa24c6bso1903949a91.2 for ; Tue, 05 May 2026 03:26:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777976808; x=1778581608; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=9jtWi+BJEmMiKBLc81hfsFIIWmO6WhR/hALIJ9C45EQ=; b=RjUtbc270FUiAxVIM8RcV2WOxinVRJ2Nw718NdzPslN6tEvAdhKAVNCrgYUPemtXr2 lZkWkPkkhRJ3mVrDl1sRTYeD5i/kagYhB9JFttM4DObpx/Bqi/oKso0h72NtbEZd+Flm QN3VcJHMf3bEh8JFeOd3265iJlUPJjFrEk2ey0YQ5hfIsgFmnnWlVha7ln6EbPRJo/G5 rFiZfplUDY46cU3lQ6eyG4S/vsIFwCc/D+x+Ow01+bboSIwj5Tj/JS5U9fRsOz1wkWRf w7k8A1A9Y2KGY47YiLwhrXPfEISVL/Wk89/qWQo5o1bqCIg+1ae6OrTRSbM1m0n7ZoI2 U4nQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777976808; x=1778581608; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=9jtWi+BJEmMiKBLc81hfsFIIWmO6WhR/hALIJ9C45EQ=; b=cdi7vzW1U6gnCjLkXoOmFp5GGjOGyNQLLcFvBW1iGem7pQoLyQ0NhVmk9Qhe8WzXlp vd4dEPi6ZQENrvowjy5fn2vqisahdg5RoOlJDbxA/tY3pnmNzOyCiHQXyCe/okHffJYA jmdQwZ6sNvP7jkmdXIeUm8rgg2YSzyEe2J18FhoJHkqwzpgu5w/l0jsozYmKodtCirpQ eGRHLZrO6awpXcTgWvVo/3TViBJqAvXJPe6a5V6AT0L4z2rU/ngaAT/UHprTjP1anNmz cslVxI1fMXrkUT8enOr1qjzGYqPzMdsCQpPxWUXnIuPjy/JVIXU39/aIZxvkMMOqroIf EAjQ== X-Forwarded-Encrypted: i=1; AFNElJ+rhiAKwu7ojbYDyTt+A6jIVgH/VE2mFJrFS2cebbGT0EORPe6MsOYXut+TiOznUyQDuHzVLD+4DlSTpHM=@vger.kernel.org X-Gm-Message-State: AOJu0YwaV86NIPJVq9QcFH033TasdbF8ANzMRJFPATzR58s3hnohESST 3UDIsWMzAmfIQCTLbD7EhE5Clbmb67tYrI7wf7Cp7dbSAVnl5OcR+Ras X-Gm-Gg: AeBDievhdws8Osqq/lNjn1uybIxMEJxvyAF4V5ubG/Hi0Vuyn34OGc6Ew7I9tbeMcql 17SROegg8TMXXvWa3OIUKhee7fbPxKTNYg4cykHnqCv2Z744pnsWMuaKxAmJuTuO5xzhAtn85hC kL5Sss8Xgjl8TQYZjWR1fQ+ix0H09M1cpll0SOLufruaQJWH4bDHAaMFdtjGvUWX8LxG8axikv3 +hvB49IuuPG3680AVN+Qa9Id5m4ZhYVyjzFXUa+icQiFFYWQzFZB2rGYXInjeGXB/ujSZsoP87A mZR4kF3/mOOweUwuSB3Kt//7IC7Ki+dMj5lcuOJRFziRtvq+uF1jT7wG5swXkyUjAPCiXp6zop5 I3XDu1Va3BwhOe4g1c947erublgBfE3B0yKSGSvCVJUDKNSfvAGS16Wk1TQkaMl+lUmceNuDoGX TnaxsnrIFkIXx6pfiBtVktVuLkMkLMnb36BRknh+M3KMwHBVjd6V+fcvxANUTNEQcmogWrpxCIi bzPM+nmYYw= X-Received: by 2002:a17:90b:53c3:b0:33b:b078:d6d3 with SMTP id 98e67ed59e1d1-365774d3260mr2619605a91.23.1777976808405; Tue, 05 May 2026 03:26:48 -0700 (PDT) Received: from chaitanya-virtualbox.. ([103.249.241.52]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-364ec00ad4dsm18983102a91.11.2026.05.05.03.26.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 05 May 2026 03:26:48 -0700 (PDT) From: Chaitanya Sabnis To: andi.shyti@kernel.org, wsa@kernel.org Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Chaitanya Sabnis Subject: [PATCH] dt-bindings: i2c: convert davinci i2c to dt-schema Date: Tue, 5 May 2026 15:56:26 +0530 Message-ID: <20260505102626.5726-1-chaitanya.msabnis@gmail.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert the Texas Instruments DaVinci and Keystone I2C controller bindings from legacy text format to modern dt-schema (YAML). During the conversion, the `interrupts` property was made required to match the strict requirement in the driver probe function. The custom `ti,has-pfunc` and `power-domains` properties were also properly defined to match SoC-specific hardware features. Signed-off-by: Chaitanya Sabnis Reviewed-by: Rob Herring (Arm) --- .../devicetree/bindings/i2c/i2c-davinci.txt | 43 ------------- .../bindings/i2c/ti,davinci-i2c.yaml | 62 +++++++++++++++++++ 2 files changed, 62 insertions(+), 43 deletions(-) delete mode 100644 Documentation/devicetree/bindings/i2c/i2c-davinci.txt create mode 100644 Documentation/devicetree/bindings/i2c/ti,davinci-i2c.ya= ml diff --git a/Documentation/devicetree/bindings/i2c/i2c-davinci.txt b/Docume= ntation/devicetree/bindings/i2c/i2c-davinci.txt deleted file mode 100644 index 6590501c53d4..000000000000 --- a/Documentation/devicetree/bindings/i2c/i2c-davinci.txt +++ /dev/null @@ -1,43 +0,0 @@ -* Texas Instruments Davinci/Keystone I2C - -This file provides information, what the device node for the -davinci/keystone i2c interface contains. - -Required properties: -- compatible: "ti,davinci-i2c" or "ti,keystone-i2c"; -- reg : Offset and length of the register set for the device -- clocks: I2C functional clock phandle. - For 66AK2G this property should be set per binding, - Documentation/devicetree/bindings/clock/ti,sci-clk.yaml - -SoC-specific Required Properties: - -The following are mandatory properties for Keystone 2 66AK2G SoCs only: - -- power-domains: Should contain a phandle to a PM domain provider node - and an args specifier containing the I2C device id - value. This property is as per the binding, - Documentation/devicetree/bindings/soc/ti/sci-pm-domain.yaml - -Recommended properties : -- interrupts : standard interrupt property. -- clock-frequency : desired I2C bus clock frequency in Hz. -- ti,has-pfunc: boolean; if defined, it indicates that SoC supports PFUNC - registers. PFUNC registers allow to switch I2C pins to function as - GPIOs, so they can be toggled manually. - -Example (enbw_cmc board): - i2c@1c22000 { - compatible =3D "ti,davinci-i2c"; - reg =3D <0x22000 0x1000>; - clock-frequency =3D <100000>; - interrupts =3D <15>; - interrupt-parent =3D <&intc>; - #address-cells =3D <1>; - #size-cells =3D <0>; - - dtt@48 { - compatible =3D "national,lm75"; - reg =3D <0x48>; - }; - }; diff --git a/Documentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml b/Do= cumentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml new file mode 100644 index 000000000000..89c639d023a3 --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/ti,davinci-i2c.yaml @@ -0,0 +1,62 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i2c/ti,davinci-i2c.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments DaVinci/Keystone I2C + +maintainers: + - Chaitanya Sabnis + +allOf: + - $ref: /schemas/i2c/i2c-controller.yaml# + +properties: + compatible: + enum: + - ti,davinci-i2c + - ti,keystone-i2c + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + + ti,has-pfunc: + description: + Indicates that the SoC supports PFUNC registers, allowing I2C pins=20 + to function as GPIOs for manual toggling. + type: boolean + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +examples: + - | + i2c@1c22000 { + compatible =3D "ti,davinci-i2c"; + reg =3D <0x01c22000 0x1000>; + clocks =3D <&i2c_clk>; + clock-frequency =3D <100000>; + interrupts =3D <15>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + sensor@48 { + compatible =3D "national,lm75"; + reg =3D <0x48>; + }; + }; --=20 2.43.0