From nobody Sun Jun 14 02:42:50 2026 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 253B8389441 for ; Mon, 4 May 2026 12:44:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777898658; cv=none; b=IOrxHwBQgMC9kTXxW9hPwRBfxcggq+LI9iwdEpm5t6NgSrhUmCbLh8bD3wDe16STEEfWAdP3IjPSmUNg3AT60WmqX3VFyHsFhq4MM7yHkrbFuVF3oiitJF4FIIi+I4hy8Gw5oXP26dScAlVRpIi228CEuCYgGZVLi2AQSnSFG1A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777898658; c=relaxed/simple; bh=Yf+ezV/ex2fXE7v1XIOFqfVG6Ppky/elVOrZycOL2AM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=paytOJmedQvyI9F86qwjP4R46MDQOuU3sqFnSXqiCt7SWWWagDz4BpRraeKf5MJzvmk+gSE4m0lAoS3p7NDRchsxGkb8DhrLAp2eqQHKWrx2qVkarT18x2ZGaZAcobO/juL+JNUQWcvpsZUdEdfPfjtEBlHHCsAGj/j6qB50gys= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bFLMn8aa; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bFLMn8aa" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-441209fb77eso2317382f8f.1 for ; Mon, 04 May 2026 05:44:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777898649; x=1778503449; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=F+jx+pjMnzl4Jh5BQnRePl+s4iGeKiFeE2oPGdddko4=; b=bFLMn8aajitLXG+4Qj9y4zRmO8bmdscsLMG+QfdaG8hctdEPE5AsAjI/jvwNvsypHe TiLFne+3LhCtJ3CAYcwYq/fPAYkcAhNXj6cwYRw1dEbZXPOLnENIjCejGxXzGKGAsUvh pAD6n8Mo//l6ueNZXt2yxyyt1Iq4I1VdBtWPInt4MUag5DDISz2I1vl7hz8YbkyxCuAA CsHQXyxWIQmCH03k5My+9hpJe2zQXp9S+Ogvc6cqLz3NrHIAhbKbP144zlRW5v7QPu0M V2BonvPJ9FFWB7sOtEkWeXObUxC5AeH7g126bbpsN75Q5UuuHo35hs2CPyOrY8yihvop uXVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777898649; x=1778503449; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=F+jx+pjMnzl4Jh5BQnRePl+s4iGeKiFeE2oPGdddko4=; b=AVIFEq95EEOkrmib1D88Y20Qhvm+srxVq7UFBmeN60RTcLYrVamnfxeIJf+XCq1XqJ gAPzHbWXXTl68dIPIHNBTMUfR0aBtwSAhBLNnTGO6P5jyFNPtnHFdPIdFZcu71oGnJIx +ysK0yJ+vpSos+DR16+lw/KfMxKErHMEbAo+Zp++huO9Knqc4mZpc8w2DpsSd+vul2aE tfSyLsn8oBykJpOVQnAnWp9OYdkJU92z0cpkq6/kQK6Y94V8lNQD0Zc5Gg5tVRPkbCxW ybNHfddjWjaB/JoiaXypOQJtNVZrIjAuRQbTZOCu0aB1SNn3x+t0/ZFLcvmLswj5t5FA RTWg== X-Gm-Message-State: AOJu0YwH4h6Q/0kpfzuF1+Jy36LpDSsORB6sP2gJAg0qcIlGLE3iZtub /ttTRTn46mRllJukBVJmzcgALllq4VMowlYCfaVN3fW1TaGERyo6fk8T0vryf3ch5Jk= X-Gm-Gg: AeBDievpnmOVjJF0LnBKf6qup56hyFVGysqchUS9IZ9RhrbSu14jfDEjTsFxLeW6N1m sE72dzEHBBWX4/u2dm7cd8WfP8QwwA3I20WRndWc7BpzdYH8sJz67R3RQh4zc8+vS12qxdamk4d syaERCRrdvTqKusTCczwEEtmwYejQZfNZXFjr7kgXPJhJ6bfCLeayvRc5J1pBw28c9lAvk7v4xJ 7WH5wJZCISSMh6CigBixpaxsXTkZzJAUFg9myCpw6alo1iDL9YUsNtwc8AADrkenZp+9pc32NrU gadA7ULxKHckKol+vSeDuG6McvLml4zj8Kyntjk0gkF0HayV2KnNlh0/whsOnOrOywi7secHmfC 8kgm0pH5zX0/uxjDWv3lC4s4yHmmmGUMWQDho0IS2FJS/9qxM1dqA5q9cNrr1Lzl99LNQCb4VOl 3jrL7BkJEj3LwqtwrGXLPyTdeuNXv9S2AbzMFIkaOljU+4x6y/FH83Zw0= X-Received: by 2002:a05:6000:4408:b0:43d:799c:b2cb with SMTP id ffacd0b85a97d-44950b3f14amr15719982f8f.24.1777898649356; Mon, 04 May 2026 05:44:09 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-44a986aab44sm26919443f8f.29.2026.05.04.05.44.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 May 2026 05:44:08 -0700 (PDT) From: Neil Armstrong Date: Mon, 04 May 2026 14:44:05 +0200 Subject: [PATCH v3 1/2] regulator: dt-bindings: document the SGM3804 Dual Output regulator Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260504-topic-sm8650-ayaneo-pocket-s2-sgm3804-v3-1-c4783443890b@linaro.org> References: <20260504-topic-sm8650-ayaneo-pocket-s2-sgm3804-v3-0-c4783443890b@linaro.org> In-Reply-To: <20260504-topic-sm8650-ayaneo-pocket-s2-sgm3804-v3-0-c4783443890b@linaro.org> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, KancyJoe , Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=2643; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=Yf+ezV/ex2fXE7v1XIOFqfVG6Ppky/elVOrZycOL2AM=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp+JSWlUCBqPMdYxIMWe3KG4NJH2Rfiz7vgrqAEyzr 0oRt3AmJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCafiUlgAKCRB33NvayMhJ0TsKEA C+VDM6dhdsxU8v+TVMqO/UnFrBr+6V/2Lx6qFiw7VTqEjvcBTWrFckH0LDHm0zFj+lXebXbjN/k43o L9StJe6DwWHqfFTy5xQL8/o3/AaAXId02iDNaH1MplreCId//q3/n7yX3sPOfZ6lpmPi+ORXC528hZ Dwk0iPSEYiG8Ev/KF1nkt/XusHJ9v0XK0DB+DyASasXXnhls8LBgNSjA68vJeLwQyYa19Ud56R8Pn6 tlm96dP1DUFwe2igOt997Bumy+Wqt6ZSSbi440xRTwEHNOJCnAqP/STxFDnIIXFFlq9Aiy0Oj4o6hX hO0IcjW5vpA1PVbZ63vhSS25JPGMrbpBG7+JyDy8+vgpFNO885hJp9YMAJ/uD99qyRN050TOtc0HiP 6tHxd8/FBO2E/X5Rh9SGKqd2CZhJTy7PRpyGrfunQBc1IbuIzL0la/EB1DgTTBXnMlqHdHUk3askZz JKQoMzoFSDhshGgAvOp4vb7aeR2L/pOd1KtbTQnfN3jHXbIYUA9YnBe3RhL45J6ZVteE6SsEqt+drp j+J2x/VGI93yt3Y5BtI4jhTYFj+MXFRZ3HK0YVMuEHJ4k5O2JZQNCvI0Ip0007Xab4O7bKm3GIQepk M0z7b0CrePm08LYETxlO6cOAyOxBYmydXcGS44ddq4WmyffnZXOQSXbCqHXQ== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Document the SG Micro SGM3804 Single Inductor Dual Output Buck/Boost Converter used to power LCD panels a provide positive and negative power rails with configurable voltage and active discharge function for each output. Signed-off-by: Neil Armstrong --- .../bindings/regulator/sgmicro,sgm3804.yaml | 77 ++++++++++++++++++= ++++ 1 file changed, 77 insertions(+) diff --git a/Documentation/devicetree/bindings/regulator/sgmicro,sgm3804.ya= ml b/Documentation/devicetree/bindings/regulator/sgmicro,sgm3804.yaml new file mode 100644 index 000000000000..5ea475f8f8b6 --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/sgmicro,sgm3804.yaml @@ -0,0 +1,77 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/sgmicro,sgm3804.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SG Micro SGM3804 Single Inductor Dual Output Buck/Boost Converter + +maintainers: + - Neil Armstrong + +description: + The SGM3804 is a dual voltage regulator, designed to support positive/ne= gative + supply for driving LCD panels. It support software-configurable output + switching. The output voltages can be programmed via an I2C compatible i= nterface. + +properties: + compatible: + const: sgmicro,sgm3804 + + reg: + maxItems: 1 + + enable-gpios: + minItems: 2 + description: + GPIO specifiers to enable the positive and negative outputs. + + vin-supply: true + +patternProperties: + "^(pos|neg)$": + type: object + $ref: regulator.yaml# + unevaluatedProperties: false + +required: + - compatible + - reg + - enable-gpios + - pos + - neg + +additionalProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + regulator@3e { + compatible =3D "sgmicro,sgm3804"; + reg =3D <0x3e>; + + vin-supply =3D <&vin_reg>; + + enable-gpios =3D <&gpio 17 GPIO_ACTIVE_HIGH>, + <&gpio 18 GPIO_ACTIVE_HIGH>; + + pos { + regulator-name =3D "outpos"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + neg { + regulator-name =3D "outneg"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + }; + }; +... + --=20 2.34.1 From nobody Sun Jun 14 02:42:50 2026 Received: from mail-wm1-f53.google.com (mail-wm1-f53.google.com [209.85.128.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 242C821C9EA for ; Mon, 4 May 2026 12:44:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777898659; cv=none; b=PeRlhLpSjbWkQ6m7nMkyx/hgTbcYREvrYgB36GjDMeWPHD5sq5k6BOT3cP8+Px7wr0sgIqO9CKY1PPAHG1THX1GYfrd4D5uPiccfZCTO5B9OIWx0VxbLXkHLWeCbdlfLD9fJ7FQO4Gx/gatW41Qasb8TQm6yyQK5DLyrw93bsaU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777898659; c=relaxed/simple; bh=rrOIGT0whi5Rw+dQf/vHXUlI6F/g9aneDp9M4Aaqnqk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=acEigiKaGyJ6oFAdlGcmyWns3FDpIx1If1DvynJzPKK6v8vT5JC3w7uS6/ajc9uMHjVXifSeBOQe3csqRZyrUob0iy1ujRYpvfXyLE6dFRdQw1pJLfewXqiZcWqHz+pheLArCx1sGO+k9rimj/nQQlwIUv4Sq5t+bKLZzQagH6s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ixYBxpJC; arc=none smtp.client-ip=209.85.128.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ixYBxpJC" Received: by mail-wm1-f53.google.com with SMTP id 5b1f17b1804b1-48a563e4ef7so38789915e9.0 for ; Mon, 04 May 2026 05:44:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777898650; x=1778503450; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=29DSsXZsWXZav9BRgsUmTtQvE8JjTg55XGr0k5jPXE8=; b=ixYBxpJCGWOVCgVd/bPI7xWZbUQ9MDKIbFDGc6+X8/OfeT0E/bg0y5wXNkcZJYq6uU NVvFfIn50S8vT322MSSG0sd4LIQlhoJEHCV08+61DvGrURHhIez/YohjQw1A58ewN1Lt m3pscskvZoIPC3gqkIjkgGbkaDwhVX2PtjUWjTHKoCbJaPuMIUgLPAIFrhK5D7Ca7s4h nLtVc9LllnOtksxcLznueQdU/x1bY29Qnvf9G02NuEMSsvWmntotekSvktGbSiXqTIE1 BzxHNpJYpt7zkWwSQ5tpBFingAxst/2urq48Km1frR0EK1n7HgEJALDZhhqq6Nf3T2Yk KcVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777898650; x=1778503450; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=29DSsXZsWXZav9BRgsUmTtQvE8JjTg55XGr0k5jPXE8=; b=fnpc2edp0eGwqv0Tya5RnWVGlIZJ0i5qPGiqF78G63E7qjOkTveH837+8ajtN6sepa 1Ja/y39zmBWazRLdueDlPLnLvRy1LSpo4HMc9/JkvKuQLP8zgoJWxWJhFV+DVX8LGhoU aiJRFCTBz/xRIdCX5ElB0LXIetzhACD9AeLcZ9zfusvmY71r3xgnJ2PA8FiVnVOAw2W0 IoqGf3x+PSlA8258UsuJE1q8P3vkQPo2QzbIIfm6gK5abJNLtjVm7kfq0NXmtmhrP8Lh wlA5R+p5WSzE29PScnLrSTFrrSZncERA88wazYdZi02Hc5iwk2t5zP24M2yP6KhIrOA7 fRDw== X-Gm-Message-State: AOJu0Yzlr9GDCtbLMISuRgs1AMm2YYJh1O75UNCOuXgHA0SLRDsGF1k5 dU19hzZb8hVb2sRUdH3/Oe5uvVMYDjeh8RgfMJcNaXPogTOZRZcQHwK4RPQpV6m+rwI= X-Gm-Gg: AeBDievEe2o7EzM4YvKwVAF3CYql0YkPhltiIpj4CVdAh2nsnnyfFNBBCo7EaTitBQE lYM//jOFldo4s0QgOyWET1SsdDjCJdVlPqjHA5mhfOHs+uRC8mpJRgFMav9u3XD/FnrUPO9I8Zh /C0CALkJcePHBMJqgrFIdxj/7HuBcXuxBtntOQ+JA/3HAY5R14VsnzbAzxT5lJ/3nnpavos/0+W lxKvfzSVQUzhdaeiGrDk7L9NLzZhd3TuHucKR71MinxXtc5lip2dgzZaaNbhxiouJhFIffZFXtY 1IGFxkE8MdWVbLuyimhOy1kQf3DKljwuwl/RNYNSA9giBzr0E3IaSpSxFkOlhRH3tBxdJFpmqiV By23EncreUZiOWu9Zy6FrtDUCMZt9XwlWgQ94ox1W4w7SKFBZ2djDkxV8wrpSRJBnAuOUmiiDn8 q7+hcYNGu4FdknDq75/v5unNpSa4H3cYUzim9RlAKw9wpl4QJCIMfxMYg= X-Received: by 2002:a05:600c:859a:b0:48a:581c:ead with SMTP id 5b1f17b1804b1-48a98637facmr111494475e9.10.1777898650231; Mon, 04 May 2026 05:44:10 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-44a986aab44sm26919443f8f.29.2026.05.04.05.44.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 May 2026 05:44:09 -0700 (PDT) From: Neil Armstrong Date: Mon, 04 May 2026 14:44:06 +0200 Subject: [PATCH v3 2/2] regulator: add SGM3804 Dual Output driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260504-topic-sm8650-ayaneo-pocket-s2-sgm3804-v3-2-c4783443890b@linaro.org> References: <20260504-topic-sm8650-ayaneo-pocket-s2-sgm3804-v3-0-c4783443890b@linaro.org> In-Reply-To: <20260504-topic-sm8650-ayaneo-pocket-s2-sgm3804-v3-0-c4783443890b@linaro.org> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, KancyJoe , Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=10751; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=Kk/ZMsGKHebvpPpc8smbsG87iC9ElVBwSEwR/cSOBfs=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp+JSXMBXZT8EoSzlZc0xRs/1u1wDsMZAGsxgalNWL jwuybDCJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCafiUlwAKCRB33NvayMhJ0aM2EA CYuDAWXNj6khq/j3A2iDokLRWMKGN0kES362SICXRQsN7tj8cSRzlhx6AzSSyC+25o5DUIjulwVzM2 KShZsdtgmsrXsMxrOc5l1xvWh56jg96GhE9MIxGiO8O1PM+fisvD2jRACObxtRcsnW6y8Od73rr+nv PQ7xVhiisZMM/0dgpb9rPX7nlQnbCRYDtcLGkqtuYN8xQNKgnbTdpctxNLliZqSb5+IjLBz+i5op8d p3ZxlhCKKUhF8owYlS7VNryoCEgRkvOGvk41hDZtH4Mr9zKHAvVsZpNi6LqwhIC+i38fPIDii4TvRi 672ASsjskZUOL/QywiO8GsEsXyhYAPWR7RLrLCwgXdxz78CEDIhnMp8/k2b/L2nVhT8gw+4GzwgD5i 4/XbI32fc7gnKjyyPC4dE2xc3ggs9/l32b1Au/EJ+wq444dlIcnifa/gqqMn67UiH8bNjzzBjNMMGj 07PV3En4md/bz+HFpj6V7yL0rq+F8S6q7arTNU+FfWBkuJAG+Ym9S6dZd9YsDA+SnjCKi1SlUlxlKJ xXSQPQ6AmSNFNP/NQUMZOmEeJOEWN+ww1AxKsybiyQXlXDDk3dTTEiF3etLS6nhzgL/0liHJfxnPNH +15GVgczrtQHJe7Zg1DJUu2DKzAvwhQnT7BvHOiCYxHaScLXGMuyPA1RtXog== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE From: KancyJoe Add support for the SG Micro SGM3804 Single Inductor Dual Output Buck/Boost Converter used to power LCD panels a provide positive and negative power rails with configurable voltage and active discharge function for each output. The SGM3804 is powered by the enable GPIO pins inputs and only supports I2C write messages. In order to add flexibility and simplify the driver, the regmap cache is enabled and populated with default values since we can't write registers when the 2 GPIOs are down. Signed-off-by: KancyJoe Signed-off-by: Neil Armstrong --- drivers/regulator/Kconfig | 7 + drivers/regulator/Makefile | 1 + drivers/regulator/sgm3804-regulator.c | 297 ++++++++++++++++++++++++++++++= ++++ 3 files changed, 305 insertions(+) diff --git a/drivers/regulator/Kconfig b/drivers/regulator/Kconfig index e8002526cfb0..9335c1bd0c5b 100644 --- a/drivers/regulator/Kconfig +++ b/drivers/regulator/Kconfig @@ -1590,6 +1590,13 @@ config REGULATOR_SUN20I help This driver supports the internal LDOs in the Allwinner D1 SoC. =20 +config REGULATOR_SGM3804 + tristate "SGMicro SGM3804 voltage regulator" + depends on I2C && OF + select REGMAP_I2C + help + This driver supports SGMicro SGM3804 dual-output voltage regulator. + config REGULATOR_SY7636A tristate "Silergy SY7636A voltage regulator" depends on MFD_SY7636A diff --git a/drivers/regulator/Makefile b/drivers/regulator/Makefile index 35639f3115fd..7c345c7caee7 100644 --- a/drivers/regulator/Makefile +++ b/drivers/regulator/Makefile @@ -181,6 +181,7 @@ obj-$(CONFIG_REGULATOR_STM32_PWR) +=3D stm32-pwr.o obj-$(CONFIG_REGULATOR_STPMIC1) +=3D stpmic1_regulator.o obj-$(CONFIG_REGULATOR_STW481X_VMMC) +=3D stw481x-vmmc.o obj-$(CONFIG_REGULATOR_SUN20I) +=3D sun20i-regulator.o +obj-$(CONFIG_REGULATOR_SGM3804) +=3D sgm3804-regulator.o obj-$(CONFIG_REGULATOR_SY7636A) +=3D sy7636a-regulator.o obj-$(CONFIG_REGULATOR_SY8106A) +=3D sy8106a-regulator.o obj-$(CONFIG_REGULATOR_SY8824X) +=3D sy8824x.o diff --git a/drivers/regulator/sgm3804-regulator.c b/drivers/regulator/sgm3= 804-regulator.c new file mode 100644 index 000000000000..182dcf763afb --- /dev/null +++ b/drivers/regulator/sgm3804-regulator.c @@ -0,0 +1,297 @@ +// SPDX-License-Identifier: GPL-2.0-only +// +// SGMicro SGM3804 regulator Driver +// +// Copyright (C) 2025 Kancy Joe +// Copyright (C) 2026 Linaro Limited +// Author: Neil Armstrong + +#include +#include +#include +#include +#include +#include +#include + +#define SGM3804_POS_RAIL_VOLTAGE_REG 0x0 +#define SGM3804_NEG_RAIL_VOLTAGE_REG 0x1 +#define SGM3804_RAIL_DISCHARGE_REG 0x3 + +#define RAIL_VOLTAGE_MASK GENMASK(5, 0) + +#define POS_RAIL_DISCHARGE_EN BIT(1) +#define NEG_RAIL_DISCHARGE_EN BIT(0) + +#define RAIL_VOLTAGE_INVALID RAIL_VOLTAGE_MASK +#define RAIL_DISCHARGE_REG_DEFAULT (POS_RAIL_DISCHARGE_EN | NEG_RAIL_DISCH= ARGE_EN) + +#define SGM3804_VOLTAGES_COUNT 40 + +enum { + SGM3804_POS_RAIL =3D 0, + SGM3804_NEG_RAIL, + SGM3804_RAIL_COUNT, +}; + +/* + * The registers are only writable when the gpio is enabled, so + * we need to use the cache for read operations and set the regmap + * as cache_only when both GPIOs are down. + */ +struct sgm3804_data { + struct regmap *regmap; + /* Protects the regcache state update */ + struct mutex lock; + struct gpio_desc *gpios[SGM3804_RAIL_COUNT]; +}; + +static const struct linear_range sgm3804_voltages[] =3D { + REGULATOR_LINEAR_RANGE(2400000, 0x20, 0x2f, 100000), + REGULATOR_LINEAR_RANGE(4000000, 0x00, 0x17, 100000), +}; + +/* + * The cache is populated with those hardware default values + * so the regmap_update_bits operation will use the cached + * value to build a new register value and write it when GPIOs + * are enabled. + */ +static const struct reg_default sgm3804_reg_defaults[] =3D { + { SGM3804_POS_RAIL_VOLTAGE_REG, RAIL_VOLTAGE_INVALID }, + { SGM3804_NEG_RAIL_VOLTAGE_REG, RAIL_VOLTAGE_INVALID }, + { SGM3804_RAIL_DISCHARGE_REG, RAIL_DISCHARGE_REG_DEFAULT }, +}; + +/* Registers are only writable */ +static bool sgm3804_writeable_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case SGM3804_POS_RAIL_VOLTAGE_REG: + case SGM3804_NEG_RAIL_VOLTAGE_REG: + case SGM3804_RAIL_DISCHARGE_REG: + return true; + default: + return false; + } +} + +/* + * Since all registers are only writeable, regmap will only read from the = cache data. + */ +static bool sgm3804_readable_reg(struct device *dev, unsigned int reg) +{ + return false; +} + +static const struct regmap_config sgm3804_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D 0x03, + .writeable_reg =3D sgm3804_writeable_reg, + .readable_reg =3D sgm3804_readable_reg, + .cache_type =3D REGCACHE_MAPLE, + .reg_defaults =3D sgm3804_reg_defaults, + .num_reg_defaults =3D ARRAY_SIZE(sgm3804_reg_defaults), +}; + +static int sgm3804_sync_regcache_state(struct sgm3804_data *ctx) +{ + guard(mutex)(&ctx->lock); + + /* If both GPIOs are down, IC is powered down and I2C writes will fail */ + if (!gpiod_get_value_cansleep(ctx->gpios[SGM3804_POS_RAIL]) && + !gpiod_get_value_cansleep(ctx->gpios[SGM3804_NEG_RAIL])) { + regcache_cache_only(ctx->regmap, true); + regcache_mark_dirty(ctx->regmap); + } else { + /* At least a GPIO is up, we can write registers */ + regcache_cache_only(ctx->regmap, false); + return regcache_sync(ctx->regmap); + } + + return 0; +} + +static int sgm3804_get_voltage_sel(struct regulator_dev *rdev) +{ + int ret; + + ret =3D regulator_get_voltage_sel_regmap(rdev); + if (ret < 0) + return ret; + + /* Force setting a voltage on probe */ + if (ret =3D=3D RAIL_VOLTAGE_INVALID) + return -ENOTRECOVERABLE; + + return ret; +} + +static int sgm3804_enable(struct regulator_dev *rdev) +{ + struct sgm3804_data *ctx =3D rdev->reg_data; + int ret; + + ret =3D gpiod_set_value_cansleep(ctx->gpios[rdev_get_id(rdev)], 1); + if (ret) + return ret; + + ret =3D sgm3804_sync_regcache_state(ctx); + if (ret) + goto err; + + return 0; + +err: + gpiod_set_value(ctx->gpios[rdev_get_id(rdev)], 0); + return ret; +} + +static int sgm3804_disable(struct regulator_dev *rdev) +{ + struct sgm3804_data *ctx =3D rdev->reg_data; + int ret; + + ret =3D gpiod_set_value_cansleep(ctx->gpios[rdev_get_id(rdev)], 0); + if (ret) + return ret; + + return sgm3804_sync_regcache_state(ctx); +} + +static int sgm3804_is_enabled(struct regulator_dev *rdev) +{ + struct sgm3804_data *ctx =3D rdev->reg_data; + + return gpiod_get_value_cansleep(ctx->gpios[rdev_get_id(rdev)]); +} + +static const struct regulator_ops sgm3804_ops =3D { + .list_voltage =3D regulator_list_voltage_linear_range, + .map_voltage =3D regulator_map_voltage_linear_range, + .set_voltage_sel =3D regulator_set_voltage_sel_regmap, + .get_voltage_sel =3D sgm3804_get_voltage_sel, + .set_active_discharge =3D regulator_set_active_discharge_regmap, + .enable =3D sgm3804_enable, + .disable =3D sgm3804_disable, + .is_enabled =3D sgm3804_is_enabled, +}; + +static const struct regulator_desc sgm3804_regulator_desc[] =3D { + /* Positive Output */ + { + .name =3D "pos", + .of_match =3D "pos", + .supply_name =3D "vin", + .id =3D SGM3804_POS_RAIL, + .ops =3D &sgm3804_ops, + .type =3D REGULATOR_VOLTAGE, + .linear_ranges =3D sgm3804_voltages, + .n_linear_ranges =3D ARRAY_SIZE(sgm3804_voltages), + .n_voltages =3D SGM3804_VOLTAGES_COUNT, + .vsel_reg =3D SGM3804_POS_RAIL_VOLTAGE_REG, + .vsel_mask =3D RAIL_VOLTAGE_MASK, + .active_discharge_on =3D POS_RAIL_DISCHARGE_EN, + .active_discharge_mask =3D POS_RAIL_DISCHARGE_EN, + .active_discharge_reg =3D SGM3804_RAIL_DISCHARGE_REG, + .enable_time =3D 40000, + .owner =3D THIS_MODULE, + }, + /* Negative Output */ + { + .name =3D "neg", + .of_match =3D "neg", + .supply_name =3D "vin", + .id =3D SGM3804_NEG_RAIL, + .ops =3D &sgm3804_ops, + .type =3D REGULATOR_VOLTAGE, + .linear_ranges =3D sgm3804_voltages, + .n_linear_ranges =3D ARRAY_SIZE(sgm3804_voltages), + .n_voltages =3D SGM3804_VOLTAGES_COUNT, + .vsel_reg =3D SGM3804_NEG_RAIL_VOLTAGE_REG, + .vsel_mask =3D RAIL_VOLTAGE_MASK, + .active_discharge_on =3D NEG_RAIL_DISCHARGE_EN, + .active_discharge_mask =3D NEG_RAIL_DISCHARGE_EN, + .active_discharge_reg =3D SGM3804_RAIL_DISCHARGE_REG, + .enable_time =3D 40000, + .owner =3D THIS_MODULE, + }, +}; + +static int sgm3804_probe(struct i2c_client *i2c) +{ + struct device *dev =3D &i2c->dev; + struct sgm3804_data *ctx; + int ret, i; + + ctx =3D devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL); + if (!ctx) + return -ENOMEM; + + mutex_init(&ctx->lock); + + ctx->regmap =3D devm_regmap_init_i2c(i2c, &sgm3804_regmap_config); + if (IS_ERR(ctx->regmap)) + return dev_err_probe(dev, PTR_ERR(ctx->regmap), + "failed to init regmap\n"); + + /* Set default values */ + for (i =3D 0; i < ARRAY_SIZE(sgm3804_regulator_desc); i++) { + ctx->gpios[i] =3D devm_gpiod_get_index(dev, "enable", + i, GPIOD_ASIS); + if (IS_ERR(ctx->gpios[i])) + return dev_err_probe(dev, PTR_ERR(ctx->gpios[i]), + "failed to get enable GPIO %d\n", i); + } + + ret =3D sgm3804_sync_regcache_state(ctx); + if (ret) + return ret; + + for (i =3D 0; i < ARRAY_SIZE(sgm3804_regulator_desc); i++) { + struct regulator_config config =3D { }; + struct regulator_dev *rdev; + + config.dev =3D dev; + config.regmap =3D ctx->regmap; + config.of_node =3D dev->of_node; + config.driver_data =3D ctx; + rdev =3D devm_regulator_register(dev, &sgm3804_regulator_desc[i], + &config); + if (IS_ERR(rdev)) + return dev_err_probe(dev, PTR_ERR(rdev), + "failed to register regulator %d\n", i); + } + + return 0; +} + +static const struct i2c_device_id sgm3804_id[] =3D { + { "sgm3804" }, + { } +}; +MODULE_DEVICE_TABLE(i2c, sgm3804_id); + +static const struct of_device_id sgm3804_of_match[] =3D { + { .compatible =3D "sgmicro,sgm3804" }, + { } +}; +MODULE_DEVICE_TABLE(of, sgm3804_of_match); + +static struct i2c_driver sgm3804_regulator_driver =3D { + .driver =3D { + .name =3D "sgm3804", + .probe_type =3D PROBE_PREFER_ASYNCHRONOUS, + .of_match_table =3D sgm3804_of_match, + }, + .probe =3D sgm3804_probe, + .id_table =3D sgm3804_id, +}; + +module_i2c_driver(sgm3804_regulator_driver); + +MODULE_DESCRIPTION("SGMicro SGM3804 regulator Driver"); +MODULE_AUTHOR("Kancy Joe "); +MODULE_AUTHOR("Neil Armstrong "); +MODULE_LICENSE("GPL"); --=20 2.34.1