From nobody Sun Jun 14 03:56:32 2026 Received: from mail-pf1-f171.google.com (mail-pf1-f171.google.com [209.85.210.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E2A083AE6FA for ; Sun, 3 May 2026 08:35:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.171 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777797342; cv=none; b=cP5x3ieUX+66WXcbZKbcppLmyn3G3ORLtC+/Hv+XTp2PacSqbCv2BAltDu1/y76mjsk3YqKaJnF0SCJT+Vn8K4vUDFp3oMMiJr/J/XqAdL+QVDf/sORWljjYwalL3u7fHdqTLNVlto3+2XMaQrfK/UQ9x6cdvLIgtWEA+A7Oicc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777797342; c=relaxed/simple; bh=ER0AC/Xnj+ibEkD0vpGT/fnWFxVKVDSlU3bLlFczBTE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lp1AEzXgVXDGQrdTeIosAG8uDTmvo8J8iBGqIHlPQOF+hQSptsp7FRHwRI+mF0gx5TetO6ofXGVZWvCBHFiqIkpRXIS9DyynNIFiK4AMgg/3zcO/irzZOqZzmGTNRIkegQxKFXt0HzaIImuRsFydYH3OAXx+sdJ62R7OuO7W+5E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=c557duyU; arc=none smtp.client-ip=209.85.210.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="c557duyU" Received: by mail-pf1-f171.google.com with SMTP id d2e1a72fcca58-835c98b659eso96239b3a.0 for ; Sun, 03 May 2026 01:35:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777797340; x=1778402140; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vAyKAjmkX6PvmXkxrw5YnaLQ/4sPrlWKfDdfdwHLY1Y=; b=c557duyUE3KM8aRDLMOnfvDKZnxBC6cIPOAch9v+W2os7tDz+Ut7OYp3NVNTmyfbeP oS9HnfsXwxvfKOE0A5OgF3Yg71iixjyWms809NhP8Z5u9erIQ8u/fHAm8NBpe7FQ001S Y4BI+I7+QGqdeC99of6LfXOqJmLVbkUgPrZC3hF5UHG08hL4gJ8f7X428Nt0xlKDIRgc HUF2DfS3nPCdgbv+i+yFBc+gkg5o5e+Gmb00aennBreDcaqMn/GCOhmqG1uhpIpz+xdE XWMT9kvSrjVMtPQ/tXvpH2dPCfwiIAuh9gklNQl0iNA6sOWS5r2nO4TmWZLELYsq1i6d 3lNA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777797340; x=1778402140; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=vAyKAjmkX6PvmXkxrw5YnaLQ/4sPrlWKfDdfdwHLY1Y=; b=cSdakpJdnV2ob1x5965bsMdwxg5KM8uJml1Cf8jqV9b8AmfVlKVkugqMzlFP6FzubF 2sniIdQHgJLR8tqM/1bNOR1CEgiBduA4TPbK3vy0MJZy8h4pzXNBITp3JzzW9IbU/dGB DF1SrjkTM5cDyzsw0+Y18YvWXXm5sc7+3bLVAItxmQUfr0oCt5vf6vv6W0oIeYCjl2G5 Oy/fzcKDNKprhji1IznZrzfAHm3zCzvIx3s6dw/TvI9H10nEsmxtfTT3k1V3SAz3CCbA zq+/8k4bt96DFKwUiInhnHJz5zXrrjCoZDsJXwTRe6RM/Z+uR6W8Jf/koVG8EXLg7j3/ z2Ew== X-Forwarded-Encrypted: i=1; AFNElJ+wOosGWAKuC5JhS0obn8YPx91wd187zGOzHdLyYzXzBKw18ULHxK/3KsoWuNBn6wTonsuCLKOBC8LmFIU=@vger.kernel.org X-Gm-Message-State: AOJu0Yyd0DvGzxERJmu/LqjovaRg5kjzSAwsN+XJ5vATbl3qLOOgpAMW t0eS4A7OBiPmROuURgfZiuUHdgRcZkB4zULLx4j/9V5IJ0RMbbKYScDN X-Gm-Gg: AeBDiettC8esLlM11DoHD13PLzGYct7xd3NLkxYAhX9KoFKKowxqWR0JwuZTUdN/X48 pQuJFdYDddSfFuhajREsiQKxhtuxSfV60OlDvk1Dluzi4XojSMmBGlEgaGRFhX8dd4VSjRSHlI2 f0KCsEoSBqXov3WKM/ra5mEaLBHMgTu2gjJj5j+7wrJFH7XXIh0ScdCQDTeL6b5IqixDIGOfWwi jdfD5YMtTSM12ppbN5iBGJ14X9tTnsMQtjLf1hEhhb1N9/FGm5H4/8+jQ4uIBPrr4njFN2ESJTc KxN37XFwwN6Jatd1deM9E+UP+k6PceUGBTLVxfuarx6nWm2d/Stv8ag2up+1/x4So+wFqFZrwqd rSqFUFuuXcmBMHy3oaNJu8vmYUUEJk40cifP1KXWAuwLpbL9VgDX77JTi442xFP5KFSqxTrFnyz jOYEJQB/BNAUAI9RpY7LZMGeMYUso5p36Uz5VPA0fZ/CgDmFEz4Iq1K2E= X-Received: by 2002:a05:6a00:14ca:b0:82f:721f:10ea with SMTP id d2e1a72fcca58-8352d1bf331mr5683330b3a.18.1777797340207; Sun, 03 May 2026 01:35:40 -0700 (PDT) Received: from Black-Pearl.localdomain ([60.243.224.75]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-835446b1b0asm1578142b3a.8.2026.05.03.01.35.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 03 May 2026 01:35:39 -0700 (PDT) From: Charan Pedumuru Date: Sun, 03 May 2026 08:35:29 +0000 Subject: [PATCH v2 1/2] arm: dts: st: align node patterns with established convention Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260503-st-mmc-v2-1-11ae3216d2ce@gmail.com> References: <20260503-st-mmc-v2-0-11ae3216d2ce@gmail.com> In-Reply-To: <20260503-st-mmc-v2-0-11ae3216d2ce@gmail.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , Patrice Chotard Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Charan Pedumuru X-Mailer: b4 0.15.2 Update ST MMC DTS node patterns to match established convention. Signed-off-by: Charan Pedumuru --- arch/arm/boot/dts/st/stih407-family.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/st/stih407-family.dtsi b/arch/arm/boot/dts/s= t/stih407-family.dtsi index 3e6a0542e3ae..08acba209c56 100644 --- a/arch/arm/boot/dts/st/stih407-family.dtsi +++ b/arch/arm/boot/dts/st/stih407-family.dtsi @@ -596,7 +596,7 @@ spi@9542000 { status =3D "disabled"; }; =20 - mmc0: sdhci@9060000 { + mmc0: mmc@9060000 { compatible =3D "st,sdhci-stih407", "st,sdhci"; status =3D "disabled"; reg =3D <0x09060000 0x7ff>, <0x9061008 0x20>; @@ -611,7 +611,7 @@ mmc0: sdhci@9060000 { bus-width =3D <8>; }; =20 - mmc1: sdhci@9080000 { + mmc1: mmc@9080000 { compatible =3D "st,sdhci-stih407", "st,sdhci"; status =3D "disabled"; reg =3D <0x09080000 0x7ff>; --=20 2.54.0 From nobody Sun Jun 14 03:56:32 2026 Received: from mail-pf1-f173.google.com (mail-pf1-f173.google.com [209.85.210.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D4A4A3A961B for ; Sun, 3 May 2026 08:35:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777797346; cv=none; b=e9tE1pEAFZJLuoIeqcSMvnGAr0fEv7lG2YmQ4tE/63U64qchK6ppj1B8TyvT3thdNeRgn0MFPZktQzW4VUSPcAN3X1HHeY2tIUUo0+CnXPWuIwln70aB536RcsVr0Erqxv/gSg4SyDBab62WdjR9lDRXZ4L+Mjo7+uWtmeEQ3/o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777797346; c=relaxed/simple; bh=KolT8FJ8JLaoV/kgDWZGr2X7yeSGK3Ft+hcA3H6ww2g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=j0M30uqA2LtzHXYYpyTgPXQXH4qRBK2ddAOjjD+QaIJyeoUGiK775w1o3nQkoLZJPT07Ji9oRi+w96lQRYMsncCwz6kxpSchY4S5wVHXYEozkrWxP02Yj+HXpTHSRZTwEFcGFChuzTmSubH0H4TVc9WdsjFqMipVCPK2LqCpL+E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Jy/cdvtQ; arc=none smtp.client-ip=209.85.210.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Jy/cdvtQ" Received: by mail-pf1-f173.google.com with SMTP id d2e1a72fcca58-82418b0178cso1516215b3a.1 for ; Sun, 03 May 2026 01:35:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1777797344; x=1778402144; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=cQUqKpseiXlQd/VoS7FXU0gNWFtXot4K0uLQjpjqL98=; b=Jy/cdvtQN7FLDuq0p8i8WqQTwVyTdRSUx1OnsXyfFgS1zNGRvVEMy6f+ALXjxWLLb5 y8tsu3MHQVaF2JcbbiwJTA3iCfPSX695h/7/F8WbWwLhJif1H3vncO2FX+EqPvtmn0Mm wDzhnwgTHJWbti017iSBKnUKxIr9ZgOYWhb+h3H++xJ0NUvKZSAkbweTYmSrEZHH5dlp 3+jTtfl0UY05iCnCdZWIxMha8KPzcBDLify7j83TZEUvo/wkoWsd8GdCOuA2kJ5DgZnc PStG6HGuFkBszztAnvsan5hFJLclHlhahQbSFuh01GPvwaSSokxycqwec12rzChamuIG FDRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777797344; x=1778402144; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=cQUqKpseiXlQd/VoS7FXU0gNWFtXot4K0uLQjpjqL98=; b=fH5ZgAL1aIYIPoDd5n9vA+PReNFYgiEpQH6pHvdM3GR4SsgxtIplCu0tynsk58rLMB igV5naanTdF7TguFK6Ce3o0e0RVMvaYOhqUbN/rYDOJ9dFsbdcApLG+Bw24aw9OY1tUk 484pIzPlcyj+4y277lS8cxbTUSIwdtY/iFyv+r88ein6EDidDJCNPgRKtD+QYeUe4FYE vdVoZmamn8D0SRQ7CKLQ3eXTkzlcodBeCbO0UDuKJ8ObN31D46WyWkRphWOpD595F6LT ZUtN7IrJ0s/JbwXkcYSV0y1fREAQ4zOW+a7akVSl/0lL9L3koqYTA8oy7+EPlGQmSLrw CWHg== X-Forwarded-Encrypted: i=1; AFNElJ9yqz7yyrl+YLBjnaapqwLLThqRNxclDMBse8mum0ORZ7Q40GppLE5BifqyUK1qWF1/znNuHMHCcxeUFQk=@vger.kernel.org X-Gm-Message-State: AOJu0YxVkC4DuQHHM4swe8/JpVPU36hbbH0Zg4Hv8WlkrEJ7nnkqOP8C 20nPuS4bmAn7u2AkYCOt9A1LEc+HCZE2bkLoqWM6vA2n2oeaxE6yScIb X-Gm-Gg: AeBDiesNwz7nncI/xGepx0XL+UI0REJzltp4zMV4vNTk7g0ZalPPrbCBKjx/t5cT7qd YDBgWN01mvzYhZlTC1AJO6+6jXsn8h9SwJyRJxx8uBKfT6nsq19+j5DNXG9myKftfWdDnvSh+uq HHM4gmucoT6cj7s6RzQa9E0e30OwnVzHa8Y7a09ijOV23ETJ2bGFHwDhp6vr888srmG2cEY0pZ5 qGBChNZlzwCJmq7n9V+1kX81kkpGz3vF0i0jHaio1QgWl8lw0sGyN/H8jHCwUOcKXHWeqXkU+HM 3yxlm9No9lDyvDG5ZNACaDKy7AiokHgqP0WP1X0VX4XMnLukhOhrEW2tFgs4qOax8XrUZJ+Kr68 YKDH1OCrBFjavh2rGZ+2z3YHK8veZuISy7tV3eXNc1cDWC5x/nFeHPClTvAXhpKHjYLiqV1O3vz aS6FMaLYJZdnAa8Q9+nNuwjmt8lXAD7tuaM64jVpRsEU2J/0CJ2g/ZmVs= X-Received: by 2002:a05:6a00:4145:b0:824:3bd9:aac6 with SMTP id d2e1a72fcca58-8352d15f72cmr4706161b3a.16.1777797344272; Sun, 03 May 2026 01:35:44 -0700 (PDT) Received: from Black-Pearl.localdomain ([60.243.224.75]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-835446b1b0asm1578142b3a.8.2026.05.03.01.35.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 03 May 2026 01:35:43 -0700 (PDT) From: Charan Pedumuru Date: Sun, 03 May 2026 08:35:30 +0000 Subject: [PATCH v2 2/2] dt-bindings: mmc: st,sdhci: convert to DT schema Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260503-st-mmc-v2-2-11ae3216d2ce@gmail.com> References: <20260503-st-mmc-v2-0-11ae3216d2ce@gmail.com> In-Reply-To: <20260503-st-mmc-v2-0-11ae3216d2ce@gmail.com> To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , Patrice Chotard Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Charan Pedumuru X-Mailer: b4 0.15.2 Convert STMicroelectronics sdhci-st MMC/SD controller binding to DT schema. Signed-off-by: Charan Pedumuru --- Documentation/devicetree/bindings/mmc/sdhci-st.txt | 110 -----------------= ---- .../devicetree/bindings/mmc/st,sdhci.yaml | 93 +++++++++++++++++ 2 files changed, 93 insertions(+), 110 deletions(-) diff --git a/Documentation/devicetree/bindings/mmc/sdhci-st.txt b/Documenta= tion/devicetree/bindings/mmc/sdhci-st.txt deleted file mode 100644 index ccf82b4ee838..000000000000 --- a/Documentation/devicetree/bindings/mmc/sdhci-st.txt +++ /dev/null @@ -1,110 +0,0 @@ -* STMicroelectronics sdhci-st MMC/SD controller - -This file documents the differences between the core properties in -Documentation/devicetree/bindings/mmc/mmc.txt and the properties -used by the sdhci-st driver. - -Required properties: -- compatible: Must be "st,sdhci" and it can be compatible to "st,sdhci-st= ih407" - to set the internal glue logic used for configuring the MMC - subsystem (mmcss) inside the FlashSS (available in STiH407 SoC - family). - -- clock-names: Should be "mmc" and "icn". (NB: The latter is not compuls= ory) - See: Documentation/devicetree/bindings/resource-names.txt -- clocks: Phandle to the clock. - See: Documentation/devicetree/bindings/clock/clock-bindings.txt - -- interrupts: One mmc interrupt should be described here. -- interrupt-names: Should be "mmcirq". - -- pinctrl-names: A pinctrl state names "default" must be defined. -- pinctrl-0: Phandle referencing pin configuration of the sd/emmc control= ler. - See: Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt - -- reg: This must provide the host controller base address and it can also - contain the FlashSS Top register for TX/RX delay used by the driver - to configure DLL inside the flashSS, if so reg-names must also be - specified. - -Optional properties: -- reg-names: Should be "mmc" and "top-mmc-delay". "top-mmc-delay" is opti= onal - for eMMC on stih407 family silicon to configure DLL inside FlashSS. - -- non-removable: Non-removable slot. Also used for configuring mmcss in ST= iH407 SoC - family. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- bus-width: Number of data lines. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- max-frequency: Can be 200MHz, 100MHz or 50MHz (default) and used for - configuring the CCONFIG3 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- resets: Phandle and reset specifier pair to softreset line of HC IP. - See: Documentation/devicetree/bindings/reset/reset.txt - -- vqmmc-supply: Phandle to the regulator dt node, mentioned as the vcc/vdd - supply in eMMC/SD specs. - -- sd-uhs-sdr50: To enable the SDR50 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- sd-uhs-sdr104: To enable the SDR104 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -- sd-uhs-ddr50: To enable the DDR50 in the mmcss. - See: Documentation/devicetree/bindings/mmc/mmc.txt. - -Example: - -/* Example stih416e eMMC configuration */ - -mmc0: sdhci@fe81e000 { - compatible =3D "st,sdhci"; - reg =3D <0xfe81e000 0x1000>; - interrupts =3D ; - interrupt-names =3D "mmcirq"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_mmc0>; - clock-names =3D "mmc"; - clocks =3D <&clk_s_a1_ls 1>; - bus-width =3D <8> - -/* Example SD stih407 family configuration */ - -mmc1: sdhci@9080000 { - compatible =3D "st,sdhci-stih407", "st,sdhci"; - reg =3D <0x09080000 0x7ff>; - reg-names =3D "mmc"; - interrupts =3D ; - interrupt-names =3D "mmcirq"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_sd1>; - clock-names =3D "mmc"; - clocks =3D <&clk_s_c0_flexgen CLK_MMC_1>; - resets =3D <&softreset STIH407_MMC1_SOFTRESET>; - bus-width =3D <4>; -}; - -/* Example eMMC stih407 family configuration */ - -mmc0: sdhci@9060000 { - compatible =3D "st,sdhci-stih407", "st,sdhci"; - reg =3D <0x09060000 0x7ff>, <0x9061008 0x20>; - reg-names =3D "mmc", "top-mmc-delay"; - interrupts =3D ; - interrupt-names =3D "mmcirq"; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pinctrl_mmc0>; - clock-names =3D "mmc"; - clocks =3D <&clk_s_c0_flexgen CLK_MMC_0>; - vqmmc-supply =3D <&vmmc_reg>; - max-frequency =3D <200000000>; - bus-width =3D <8>; - non-removable; - sd-uhs-sdr50; - sd-uhs-sdr104; - sd-uhs-ddr50; -}; diff --git a/Documentation/devicetree/bindings/mmc/st,sdhci.yaml b/Document= ation/devicetree/bindings/mmc/st,sdhci.yaml new file mode 100644 index 000000000000..96edf6d51e6e --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/st,sdhci.yaml @@ -0,0 +1,93 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mmc/st,sdhci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics SDHCI-ST MMC/SD Controller + +description: + The STMicroelectronics SDHCI-ST MMC/SD host controller, which is + compliant with the SD Host Controller Interface (SDHCI) specification and + is used to interface with MMC, SD and SDIO cards. The ST SDHCI controller + extends the standard SDHCI capabilities with platform-specific + configurations such as additional register regions,clock inputs, and del= ay + control mechanisms required for signal timing adjustments which are + necessary to support high-speed modes and ensure reliable data transfer + across different ST SoCs. + +allOf: + - $ref: mmc-controller.yaml# + +maintainers: + - Peter Griffin + +properties: + compatible: + oneOf: + - const: st,sdhci + - items: + - const: st,sdhci-stih407 + - const: st,sdhci + + reg: + minItems: 1 + items: + - description: Base address and size of the MMC controller registers + - description: Base address and size of the MMC delay/auxiliary regi= sters + + reg-names: + oneOf: + - items: + - const: mmc + - items: + - const: mmc + - const: top-mmc-delay + + clocks: + items: + - description: Clock for the MMC controller + - description: Interconnect (ICN) clock + + clock-names: + items: + - const: mmc + - const: icn + + interrupts: + maxItems: 1 + + interrupt-names: + const: mmcirq + + resets: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - interrupts + - interrupt-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + mmc@9060000 { + compatible =3D "st,sdhci-stih407", "st,sdhci"; + reg =3D <0x09060000 0x7ff>, <0x9061008 0x20>; + reg-names =3D "mmc", "top-mmc-delay"; + interrupts =3D ; + interrupt-names =3D "mmcirq"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_mmc0>; + clock-names =3D "mmc", "icn"; + clocks =3D <&clk_s_c0_flexgen CLK_MMC_0>, + <&clk_s_c0_flexgen CLK_RX_ICN_HVA>; + bus-width =3D <8>; + }; +... --=20 2.54.0