From nobody Sun Jun 14 01:08:50 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5A63A39B95D for ; Thu, 30 Apr 2026 07:10:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533054; cv=none; b=Kj4jqGhYtIbLBcpHHjlrRWl0b/wgFu+SGNCIeOt4DGRSvJHzH2+JlreeiPNdLTuJFIZa0IQNDxVl/uinP6ORp7aZx/wEXM8qiTgTIMJPIn/YD2e1r8qrO2HY6wOivixauQdhZ3Uyyu/pze2pLZxvNf8Bkiig9mYl/8h/tCHmCzE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533054; c=relaxed/simple; bh=++Zm2pL/MChTSAhZsB+/yIpS7A5i7sldIEDzeeK5d+0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QjX3PRVf+XEPNMQ9v+xrfgDNubqlou7WIg2B/HgWUPvt0QdppcuohouEWgehqgMm5ueAcqjUW5zPjm6Sp6nZHxZjU5lnq3q2y+jh00H9hqX75jyBh0UU/ARVrdfdQxc8qggs8EEqBtblCIG7mAA1NCo4y1k9m65H5cNeTe3aVXc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=TxFoCeyO; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="TxFoCeyO" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-488a8ca4aadso5182085e9.3 for ; Thu, 30 Apr 2026 00:10:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1777533051; x=1778137851; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=tBbkcsBOmDIqFMej9O4JHGnof1KdN/ltnqYnyUZPxWc=; b=TxFoCeyOQ53bx3xLrUqFiDZ6yQtYm99YrV9s7LWpxVNTOM8/vqoy2YkNR8+ZLjyxB+ lV8ulJXQQQJBpMekWW3/+v+OHu/bljP6qiBLTcnTNxMi8WTuK2jHY5L2NYBx+JrvHnSM K4sDO3DdIrJrC9apq6rvZKbXB8RL0+o5EQgZJA/hob4hier00d+Opj2gANN++dYTT9rd I/gEPJZ6KcXDXFGd2lvV9MMpgrHgbnvqM/sqZ2M5aJqfooSo15aB0fQKIUnH1VI5m8HH 6ulUphi9vpuXGhx1eIZHM2hu/svgJh591GVZHbE5WiwqjklMeN0wbAawplncouWeA6ay +4bA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777533051; x=1778137851; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=tBbkcsBOmDIqFMej9O4JHGnof1KdN/ltnqYnyUZPxWc=; b=Hf2bcXl3U3FmKX0/GChhXVNezyKyZd8YiFXXFGroHQb958hA2AECiSQGkUJa6L7T7l 6mSqBldYwWT23vhyWJiQqPATAn12zQqv9UC9BGlWobJ6+IS+EwrGMp7M/ZesBk1wF9Sd GidGpC5Dw5kS1TLyutqPUt1KWGIA0eT9Ltr34h+RWSR5SICuZA/nCWh2n88Z4CbPorS3 AHv0eGSx/FTye8In5mooyMX45hLGieI3xsWOtv52gSjH5gFzdMGESH1f6NfrqJiMudKC c0pLc8TfxsWbi21caD7gBgEuEPjkZjPMztXwvMfXRsNKrNGgZtlp+a2t+40d3mre/ycg bNoQ== X-Forwarded-Encrypted: i=1; AFNElJ+1tKFMTXppwC/WFLrlFGYFelAdtgaKM3BXRLOgbUCV4znTZvKPSRd+n2RdeXCvxuJ5mi91CQQ9QQheF+I=@vger.kernel.org X-Gm-Message-State: AOJu0YxZe82oyIllGtZTX3hHEGR+iTR1UMgndwOd+emnvh5m9m8eLT+P qk04wW+Ci4IYJsRgXvTx8irL/tp9+mQEkPwCWjBkEoAa9VD8c5syW9Mw4xQdIgD2buI= X-Gm-Gg: AeBDieuS2NFBA0iqsPODOVCH0R+Iz5Q7FpWX/yurSvhRvy6S9hAKUsZtvgNWETCqIsF FhBGe5gjudR+8ai9MOJztcOeO+5qxKw13117TtupEGXl8V3t6s+Qt8YVSbei9raF+ZsXGuLl9Jl +cBSiBy2FImRjITos7GyX1NjhTNe3OCSRGjfwlug0sKKwCzceMEz0pdwk+butcfLVYQ2lGaaMGQ UJz6eJVQZC6E5ATwhf+hHWh4tuLF5vlJ3gmQGvYuByjOx4LbcrErx300yj6m6iQO+2gIY6EqZVa 9vHEhNUmXv9Rsh6MI0y8UbQbPROl4LVxEzTyI0/dZW/+bkXjeYRFP1n+itap9/mwEtKs3cpkA8W hWpyed6PHfPAOrJh5HnM3z5rDm4DpajssAi1YtDhL4YA4OQA88YcsIXxnqyHLAZvcuP2m00C+rJ v4qMq70jZ17MChkQgGn8S3GS8zb+2pm9djnbJdtuJyAOb2SytjjI7a7HO+JsgSOpJZbsq/Cwd9n M5afcnP X-Received: by 2002:a05:600c:8010:b0:488:b187:3c with SMTP id 5b1f17b1804b1-48a8446d803mr27313725e9.14.1777533050634; Thu, 30 Apr 2026 00:10:50 -0700 (PDT) Received: from [192.168.178.36] (046124200255.public.t-mobile.at. [46.124.200.255]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a81ed6b89sm46080825e9.1.2026.04.30.00.10.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Apr 2026 00:10:50 -0700 (PDT) From: Luca Weiss Date: Thu, 30 Apr 2026 09:10:41 +0200 Subject: [PATCH v2 1/5] dt-bindings: pinctrl: qcom: Add SM6350 LPI pinctrl Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260430-sm6350-lpi-tlmm-v2-1-81d068025b97@fairphone.com> References: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> In-Reply-To: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Srinivas Kandagatla Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777533047; l=4264; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=++Zm2pL/MChTSAhZsB+/yIpS7A5i7sldIEDzeeK5d+0=; b=wCxpg9VKhtvBlcsVwO+rhrpLgpZq7Tffn+P+K4ExFHjmHauGEt94udWS7U9SIxL/oWz1gsCD8 YAwzsMMudU1C45c+O5zWc0Fk9EldsqOPdJRynW98+F78rtn2U4FyM8S X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add bindings for pin controller in Low Power Audio SubSystem (LPASS). Signed-off-by: Luca Weiss Reviewed-by: Krzysztof Kozlowski --- .../pinctrl/qcom,sm6350-lpass-lpi-pinctrl.yaml | 124 +++++++++++++++++= ++++ 1 file changed, 124 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm6350-lpass-lp= i-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm6350-lpas= s-lpi-pinctrl.yaml new file mode 100644 index 000000000000..4903b2d37d89 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm6350-lpass-lpi-pinct= rl.yaml @@ -0,0 +1,124 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,sm6350-lpass-lpi-pinctrl.y= aml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM6350 SoC LPASS LPI TLMM + +maintainers: + - Luca Weiss + +description: + Top Level Mode Multiplexer pin controller in the Low Power Audio SubSyst= em + (LPASS) Low Power Island (LPI) of Qualcomm SM6350 SoC. + +properties: + compatible: + const: qcom,sm6350-lpass-lpi-pinctrl + + reg: + items: + - description: LPASS LPI TLMM Control and Status registers + - description: LPASS LPI MCC registers + + clocks: + items: + - description: LPASS Core voting clock + - description: LPASS Audio voting clock + + clock-names: + items: + - const: core + - const: audio + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sm6350-lpass-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sm6350-lpass-state" + additionalProperties: false + +$defs: + qcom-sm6350-lpass-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configura= tion. + Client device subnodes use below standard properties. + $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state + unevaluatedProperties: false + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + pattern: "^gpio([0-9]|1[0-4])$" + + function: + enum: [ dmic1_clk, dmic1_data, dmic2_clk, dmic2_data, dmic3_clk, + dmic3_data, gpio, i2s1_clk, i2s1_data, i2s1_ws, i2s2_clk, + i2s2_data, i2s2_ws, qua_mi2s_data, qua_mi2s_sclk, qua_mi2s= _ws, + swr_rx_clk, swr_rx_data, swr_tx_clk, swr_tx_data, wsa_swr_= clk, + wsa_swr_data ] + description: + Specify the alternative function to be configured for the specif= ied + pins. + +allOf: + - $ref: qcom,lpass-lpi-common.yaml# + +required: + - compatible + - reg + - clocks + - clock-names + +unevaluatedProperties: false + +examples: + - | + #include + + lpass_tlmm: pinctrl@33c0000 { + compatible =3D "qcom,sm6350-lpass-lpi-pinctrl"; + reg =3D <0x033c0000 0x20000>, + <0x03550000 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&lpass_tlmm 0 0 15>; + + clocks =3D <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPL= E_NO>, + <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE= _NO>; + clock-names =3D "core", + "audio"; + + i2s1_active: i2s1-active-state { + clk-pins { + pins =3D "gpio6"; + function =3D "i2s1_clk"; + drive-strength =3D <8>; + bias-disable; + output-high; + }; + + ws-pins { + pins =3D "gpio7"; + function =3D "i2s1_ws"; + drive-strength =3D <8>; + bias-disable; + output-high; + }; + + data-pins { + pins =3D "gpio8", "gpio9"; + function =3D "i2s1_data"; + drive-strength =3D <8>; + bias-disable; + output-high; + }; + }; + }; --=20 2.54.0 From nobody Sun Jun 14 01:08:50 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BF95F39C01B for ; Thu, 30 Apr 2026 07:10:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533056; cv=none; b=Y4ECz24GCeR7WFov02aEfIxssvCHAzylXP237+ddtCgjsVm74r8/Ol9qqisj35HRp2sqGk7Voly4OlIXN3aAAkv2rR71gY7BONgUmGBJcsUCjiy9pZd9QZ6E2w9Zhc2+A16Wk4Tmj3GOMzQEsgjMs5ieUOnNY86z+tWjpMxQ6AY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533056; c=relaxed/simple; bh=8AL+NQRRa6kPH6NzCfcOC2Llr5owhpqb7+IMEyXnI98=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=u2ecGZkuBN0baX3TMGQ9Yky0XQbR2mzl1b1jD3lbkIXTPiMvyFux3KI7Q8jVb6i9fa82Hv2x1jNiuz+7EV/XPsaeDCuyn5j7YqximLAjD1/ZODcB3QSOlusat/qGsSUN4H3NNk4zeRHADwjzTFNu6pcggK9brZmxq87a/xihAw0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=AwxS28zD; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="AwxS28zD" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-48374014a77so6072295e9.3 for ; Thu, 30 Apr 2026 00:10:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1777533052; x=1778137852; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NTAqoytpCjl9hfv6cX5jUP3f+PX5WWo9Fv2pGJKBaeY=; b=AwxS28zDjvWEb+gdh+pfIDPQLtR/0ks+4ylcY4HCnuADJUeHxieOkPwgLJ4M5YEc1r 0VPccQ+CIO0h7kHi6TZhL5RvX6PY/wCQni3pImVYDMjP6GskY+X6HJGtkoGkEvechfAL sPB6fOKTLi0RPmIU4HmucxVx2R/KTSaw9JqdN7afXDNKI0o9IhULPr98VI0RI6QA02hK p09Iwueyg6cgi5Ff57M8eKncpgkmhExebtP6iKOIfrEDy4GBAAL0o5HZzk1yA6CDNO/a wK5k+TYCVsc12gqnPc2zRbXjSXUotVAD/2upeKydNhEQ0eH9L6ZGSpbU2mHMmwwTDd+N NLfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777533052; x=1778137852; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=NTAqoytpCjl9hfv6cX5jUP3f+PX5WWo9Fv2pGJKBaeY=; b=OLNFoeoCh8NSTmBoUi8S1hYFODp3z/kxo3c8C2C4Dce0eK09dRq6x+Z4WG3/zEk39k 7SNE7jIkXEs0ICDgqbRwq8QG9xKEdEJpzSK7I4ss8gKlBdD9feOM3C4aD5/ygItNyk+1 1U59qSVl12aN2rB2ObeqDlZemPj3TecgFgNQb2PgEDee8OU7DvWpCuovAMRNgbxsnI8H GqLjG029MpuODNF37ZQxp7Sj/bZWeVhnKxDFvnnnJ69ar736dU4qUmmIyIGEeaNHA7x1 UXuZfC8svAY3t2C2rm3vrfkejQdiao6syCpG0+u+cHiSWE0yVoRr7XQmyZhPNUCLlzJU CfIQ== X-Forwarded-Encrypted: i=1; AFNElJ8Pb6EJhirKYIuTIBAW/1FQFFQYCJeByP0ZjA6wgv4S9U7N8mGmoYJ5PKUrqGUJSC7N3LKrWXJTddTSWF0=@vger.kernel.org X-Gm-Message-State: AOJu0YxyJPMq26l7c1c3Ig/tdyWJ73/sB0bHfvZOsjrYFPeiJi2aGnEr Rpf62HfTpph+7q/S19k6mBTLorHhBB24wBSuLIJqe3lNhbkjzZgSUjeZwGrKssGc6x0= X-Gm-Gg: AeBDieub0zJQPr6G6qmVoPw4n56Z3Zy1noJ7haLLMCZnbQNdy0XV3nYC6qvv+iNFtch ypicq89cSZhZcWTrZstTzRbyP61SfoLUiuhxHqbwjIwIBgPw8dbhOgjA+amsG4IvyVXQjLMcLii BoRIf27x3ruYRix3Zln5Nm+IKG8whXtPx2uFCwNRlpmXOYEU/Lmc1JPUnU8kXNfVKUtqYG/9knT iOJg52gcplnu3WlGeuE3MWfInBC7MLSL1w3woLCxTpGJbWK3S7wkNJpwmJwGEt6EzJpJXJNpAH6 gEgsaaHaoAuSzLtBUTmZrz2O26fqqiJymq4o+RxoW+8B59izYgwY+2dOk2WzBh81kFv5ceA84Cg spm7cjllQIMAgnWyGdn+R3BKJYzoMES8g5u4eyN0IfwExwMRJLEfE6d+IUKEd9bjKZsoqkopWi3 siaFkNtP0n9wn/FoJWRoOaxJ4QubZdYV27dF9nJ+5eBdOOkWc4T1OzDYghISAOBuOyesLM2pSiX iTPiJIN X-Received: by 2002:a05:600c:a593:b0:489:e126:b757 with SMTP id 5b1f17b1804b1-48a8447c7dfmr14224895e9.25.1777533052159; Thu, 30 Apr 2026 00:10:52 -0700 (PDT) Received: from [192.168.178.36] (046124200255.public.t-mobile.at. [46.124.200.255]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a81ed6b89sm46080825e9.1.2026.04.30.00.10.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Apr 2026 00:10:51 -0700 (PDT) From: Luca Weiss Date: Thu, 30 Apr 2026 09:10:42 +0200 Subject: [PATCH v2 2/5] pinctrl: qcom: lpass-lpi: Add ability to use SPARE_1 for slew control Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260430-sm6350-lpi-tlmm-v2-2-81d068025b97@fairphone.com> References: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> In-Reply-To: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Srinivas Kandagatla Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Konrad Dybcio X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777533047; l=2676; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=8AL+NQRRa6kPH6NzCfcOC2Llr5owhpqb7+IMEyXnI98=; b=+MrwYSNWoWi0pZLMiyT+PYWHDz4bMO5KSMD0GqsL/a7Q4KPUi3ktOJmileienxzbK2uLaAs5e WIBgh2XEgoJCWbC3JqImBCKNIg8DSDE0HZ/15ncEtwbvPRXvJCQv9LR X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= On some platforms like SM6350 (Bitra), some pins have their slew controlled with the SPARE_1 register. Add support for that. Reviewed-by: Konrad Dybcio Signed-off-by: Luca Weiss --- drivers/pinctrl/qcom/pinctrl-lpass-lpi.c | 2 ++ drivers/pinctrl/qcom/pinctrl-lpass-lpi.h | 20 ++++++++++++++++++++ 2 files changed, 22 insertions(+) diff --git a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c b/drivers/pinctrl/qco= m/pinctrl-lpass-lpi.c index 76aed3296279..15ced5027579 100644 --- a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c +++ b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.c @@ -220,6 +220,8 @@ static int lpi_config_set_slew_rate(struct lpi_pinctrl = *pctrl, =20 if (pctrl->data->flags & LPI_FLAG_SLEW_RATE_SAME_REG) reg =3D pctrl->tlmm_base + LPI_TLMM_REG_OFFSET * group + LPI_GPIO_CFG_RE= G; + else if (g->slew_base_spare_1) + reg =3D pctrl->slew_base + LPI_SPARE_1_REG; else reg =3D pctrl->slew_base + LPI_SLEW_RATE_CTL_REG; =20 diff --git a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.h b/drivers/pinctrl/qco= m/pinctrl-lpass-lpi.h index f48368492861..6ba0c4eba984 100644 --- a/drivers/pinctrl/qcom/pinctrl-lpass-lpi.h +++ b/drivers/pinctrl/qcom/pinctrl-lpass-lpi.h @@ -16,6 +16,7 @@ struct platform_device; struct pinctrl_pin_desc; =20 #define LPI_SLEW_RATE_CTL_REG 0xa000 +#define LPI_SPARE_1_REG 0xc000 #define LPI_TLMM_REG_OFFSET 0x1000 #define LPI_SLEW_RATE_MAX 0x03 #define LPI_SLEW_BITS_SIZE 0x02 @@ -47,6 +48,7 @@ struct pinctrl_pin_desc; { \ .pin =3D id, \ .slew_offset =3D soff, \ + .slew_base_spare_1 =3D false, \ .funcs =3D (int[]){ \ LPI_MUX_gpio, \ LPI_MUX_##f1, \ @@ -62,6 +64,7 @@ struct pinctrl_pin_desc; { \ .pin =3D id, \ .slew_offset =3D soff, \ + .slew_base_spare_1 =3D false, \ .funcs =3D (int[]){ \ LPI_MUX_gpio, \ LPI_MUX_##f1, \ @@ -73,6 +76,22 @@ struct pinctrl_pin_desc; .pin_offset =3D poff, \ } =20 +#define LPI_PINGROUP_SLEW_SPARE_1(id, soff, f1, f2, f3, f4) \ + { \ + .pin =3D id, \ + .slew_offset =3D soff, \ + .slew_base_spare_1 =3D true, \ + .funcs =3D (int[]){ \ + LPI_MUX_gpio, \ + LPI_MUX_##f1, \ + LPI_MUX_##f2, \ + LPI_MUX_##f3, \ + LPI_MUX_##f4, \ + }, \ + .nfuncs =3D 5, \ + .pin_offset =3D 0, \ + } + /* * Slew rate control is done in the same register as rest of the * pin configuration. @@ -87,6 +106,7 @@ struct lpi_pingroup { unsigned int *funcs; unsigned int nfuncs; unsigned int pin_offset; + bool slew_base_spare_1; }; =20 struct lpi_function { --=20 2.54.0 From nobody Sun Jun 14 01:08:50 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4456739C629 for ; Thu, 30 Apr 2026 07:10:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533057; cv=none; b=KaZGCzkkw1HVpsYnKHWVYjxP7+PoM1UhqYR4k8R9dOtF+et9zvTQc8wUyp7oJT0nD9Y0dpf8V6p72WWAv1ho+XS5+lDxJfprR4cb/FgQfj5pmzpCjve79gyPGE4Eco52Js0Xk21u+p61ZfO75o9P5m3DJPwK0gXyJ1dLeVo7XU0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533057; c=relaxed/simple; bh=1VUcOzChGoZs59Eb985aPOcVmtdrVUb87O94jKmVrkU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LAyK3S8UGOuQwKt2K1T+YzfP+WIfgg9/NR6ZLSxWPYuYTzVTlLZsCJpLdbi+zL5ZVXnJONOZr/fzegcorbmsJL0Lx3rYNu+2+n0zThecTDPpPRyxbXme0xqdY+8IejcWKB8evn68kFTz970+tbX7S4ap4QYZLuozsZ0foy1h0/E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=M/gByBUC; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="M/gByBUC" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-48334ee0aeaso4062965e9.1 for ; Thu, 30 Apr 2026 00:10:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1777533054; x=1778137854; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=D0UofC6McxXUSJGUwTpN0UC8iJG6TGK2vbhj55AcA2g=; b=M/gByBUC1v+YXk4rbv1YtUVGijZhpOqfc5aHzs0AqjLHWolUtEfKZ42r0a5gElIR+d OQd7Cm1yBKcUH0u0mH+iV3Lf/m7MJveF+YBIGIQ53DRttaHsRe5f9y4uKETpGwF5+M6u HqmAE2kKsjG3h4m3pVIj8V6ZOJrQHSZG6JrrSG8KnZCINXkbkprtStrkiY6jy/Egqj41 Biyp+azZFlLtY50f4RZ3kTRIciSmhe81j2VAD+nTETY7wj6IUkc7fKlV1fRRhVp3dQHl zElPd2M0jJk1zLQnp9ocGsovBBaftjbyH0BG/DZECG2jwfoTFTcs/49m+b4mFF6+1ewV FUgg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777533054; x=1778137854; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=D0UofC6McxXUSJGUwTpN0UC8iJG6TGK2vbhj55AcA2g=; b=D0ylfw1j3K4GM/nsR5aYvzDPm5i5r4fz4/l++RdVbA6xvw7iMMS0Q0QMVwYX/RC9Ah XF2hUXJAMvzKtR23+Ps7IRI/Sq6jQJ7WLIZ5t41qfZb8Jq9bW8cbHZz1AA64wGYPxCmO telYKUFCBzZrPMhfWqOBQ4zh3LMpB9Mv1+6c7+vIWWQyLS6tiqQ3I+EOasaegTWlMFNp aWENWYV7ChLOBdivadeZrus3dh3T853Jqa1skmv6zXcnfnnh6n7OAcKOH/QefIRywph2 hNDE/b4PHL199GcZ0Rgh575pNgCBjy4A6nbNtTk/50BszqI4WA+5OIV2slTJC6oMS3ls IArA== X-Forwarded-Encrypted: i=1; AFNElJ9elQhZh8pLygLxTHjxrdNRS0iCwr9UtQVGkLZ5t1mixSivseUKKW8L5/GIgBJHAvlwBEq2cVZqJlwHXT0=@vger.kernel.org X-Gm-Message-State: AOJu0YzeKnnLCLukr1SaTcxSsjGYuazpf7ECxvgDGWk/12LM6HkFNx41 H1fA65GkdV9vDQ1XFv09ByhLUTqJrCKEC1U+sWey/9+JBHupgD15bog+yDIi5aXtIZ+QQjeX64n DdgP+pyY= X-Gm-Gg: AeBDieuwBrznNligWWytn5lwn1RZhzhFWVQAl30lM2xP4MhykxWD8XwQCWsz9L8as5e GbDQRK8wJwF+jEkNKK7pK1g4tia0ujHg11hmgG+3o5JyrZK4lvFz26Vr7eI2ETGHbVJwNHOS7DX r+GQ/FWbXsz+1KaHVKyq8zjPlGD+0J61xZc5ouNxaMsVxnZxJBfd0FoRkJBLOxL1GelrOuSLtyF brX79IMLrzHd4lyrJanYPRtW7OtsjxanEFYXpVgDf88Y6smc9JBL1EsCgU7KUMbhXaunnJ3m/AF 7AUhEV9BpHOJteHCFdiw1ZTcx65uITIE4cac5ay17I/lFb6wfLHbANy3dOF60WmqItxrt79q/64 yWxdBMjVtCSAUZn9zw1+Xfd8nYwVz+vRokHQYqwhQKwtK8EP5VODoIsfN/IvodGOHglurmqxz// SMG7zS1uoJX5v4QN11KX0y4l6qFd7Nru8LxBCWOELqTXwUrd4hjYhmCzn/V3hKGAd+TyWw0QBSJ H0tZQhRfTz9/HhrtfA= X-Received: by 2002:a05:600c:628b:b0:485:364e:9328 with SMTP id 5b1f17b1804b1-48a84452792mr31287615e9.16.1777533053630; Thu, 30 Apr 2026 00:10:53 -0700 (PDT) Received: from [192.168.178.36] (046124200255.public.t-mobile.at. [46.124.200.255]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a81ed6b89sm46080825e9.1.2026.04.30.00.10.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Apr 2026 00:10:53 -0700 (PDT) From: Luca Weiss Date: Thu, 30 Apr 2026 09:10:43 +0200 Subject: [PATCH v2 3/5] pinctrl: qcom: Add SM6350 LPASS LPI TLMM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260430-sm6350-lpi-tlmm-v2-3-81d068025b97@fairphone.com> References: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> In-Reply-To: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Srinivas Kandagatla Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Dmitry Baryshkov , Konrad Dybcio X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777533047; l=7602; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=1VUcOzChGoZs59Eb985aPOcVmtdrVUb87O94jKmVrkU=; b=NOR70N9HENNOMf67HjUFcXrc6eHseNG2okNLHnUXiUGcZeS299hLbEmuV6zb/5YF1QPbZ6ska OdV+jHcLMYtBMHS6eD7k7MHyxkT8A57HprPvsdIWN+3gy+w1pO0wdAb X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add support for the pin controller block on SM6350 Low Power Island. Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio Signed-off-by: Luca Weiss --- drivers/pinctrl/qcom/Kconfig | 9 ++ drivers/pinctrl/qcom/Makefile | 1 + drivers/pinctrl/qcom/pinctrl-sm6350-lpass-lpi.c | 149 ++++++++++++++++++++= ++++ 3 files changed, 159 insertions(+) diff --git a/drivers/pinctrl/qcom/Kconfig b/drivers/pinctrl/qcom/Kconfig index 80af372a1147..ea7e10149e47 100644 --- a/drivers/pinctrl/qcom/Kconfig +++ b/drivers/pinctrl/qcom/Kconfig @@ -118,6 +118,15 @@ config PINCTRL_SM6115_LPASS_LPI Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI (Low Power Island) found on the Qualcomm Technologies Inc SM6115 platfo= rm. =20 +config PINCTRL_SM6350_LPASS_LPI + tristate "Qualcomm Technologies Inc SM6350 LPASS LPI pin controller drive= r" + depends on ARM64 || COMPILE_TEST + depends on PINCTRL_LPASS_LPI + help + This is the pinctrl, pinmux, pinconf and gpiolib driver for the + Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI + (Low Power Island) found on the Qualcomm Technologies Inc SM6350 platfo= rm. + config PINCTRL_SM8250_LPASS_LPI tristate "Qualcomm Technologies Inc SM8250 LPASS LPI pin controller drive= r" depends on ARM64 || COMPILE_TEST diff --git a/drivers/pinctrl/qcom/Makefile b/drivers/pinctrl/qcom/Makefile index 84bda3ada874..94e23a66ca3e 100644 --- a/drivers/pinctrl/qcom/Makefile +++ b/drivers/pinctrl/qcom/Makefile @@ -63,6 +63,7 @@ obj-$(CONFIG_PINCTRL_SM6115) +=3D pinctrl-sm6115.o obj-$(CONFIG_PINCTRL_SM6115_LPASS_LPI) +=3D pinctrl-sm6115-lpass-lpi.o obj-$(CONFIG_PINCTRL_SM6125) +=3D pinctrl-sm6125.o obj-$(CONFIG_PINCTRL_SM6350) +=3D pinctrl-sm6350.o +obj-$(CONFIG_PINCTRL_SM6350_LPASS_LPI) +=3D pinctrl-sm6350-lpass-lpi.o obj-$(CONFIG_PINCTRL_SM6375) +=3D pinctrl-sm6375.o obj-$(CONFIG_PINCTRL_SM7150) +=3D pinctrl-sm7150.o obj-$(CONFIG_PINCTRL_SM8150) +=3D pinctrl-sm8150.o diff --git a/drivers/pinctrl/qcom/pinctrl-sm6350-lpass-lpi.c b/drivers/pinc= trl/qcom/pinctrl-sm6350-lpass-lpi.c new file mode 100644 index 000000000000..4d06abcfedfd --- /dev/null +++ b/drivers/pinctrl/qcom/pinctrl-sm6350-lpass-lpi.c @@ -0,0 +1,149 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2026, Luca Weiss + */ + +#include +#include +#include + +#include "pinctrl-lpass-lpi.h" + +enum lpass_lpi_functions { + LPI_MUX_dmic1_clk, + LPI_MUX_dmic1_data, + LPI_MUX_dmic2_clk, + LPI_MUX_dmic2_data, + LPI_MUX_dmic3_clk, + LPI_MUX_dmic3_data, + LPI_MUX_i2s1_clk, + LPI_MUX_i2s1_data, + LPI_MUX_i2s1_ws, + LPI_MUX_i2s2_clk, + LPI_MUX_i2s2_data, + LPI_MUX_i2s2_ws, + LPI_MUX_qua_mi2s_data, + LPI_MUX_qua_mi2s_sclk, + LPI_MUX_qua_mi2s_ws, + LPI_MUX_swr_rx_clk, + LPI_MUX_swr_rx_data, + LPI_MUX_swr_tx_clk, + LPI_MUX_swr_tx_data, + LPI_MUX_wsa_swr_clk, + LPI_MUX_wsa_swr_data, + LPI_MUX_gpio, + LPI_MUX__, +}; + +static const struct pinctrl_pin_desc sm6350_lpi_pins[] =3D { + PINCTRL_PIN(0, "gpio0"), + PINCTRL_PIN(1, "gpio1"), + PINCTRL_PIN(2, "gpio2"), + PINCTRL_PIN(3, "gpio3"), + PINCTRL_PIN(4, "gpio4"), + PINCTRL_PIN(5, "gpio5"), + PINCTRL_PIN(6, "gpio6"), + PINCTRL_PIN(7, "gpio7"), + PINCTRL_PIN(8, "gpio8"), + PINCTRL_PIN(9, "gpio9"), + PINCTRL_PIN(10, "gpio10"), + PINCTRL_PIN(11, "gpio11"), + PINCTRL_PIN(12, "gpio12"), + PINCTRL_PIN(13, "gpio13"), + PINCTRL_PIN(14, "gpio14"), +}; + +static const char * const swr_tx_clk_groups[] =3D { "gpio0" }; +static const char * const swr_tx_data_groups[] =3D { "gpio1", "gpio2", "gp= io14" }; +static const char * const swr_rx_clk_groups[] =3D { "gpio3" }; +static const char * const swr_rx_data_groups[] =3D { "gpio4", "gpio5" }; +static const char * const dmic1_clk_groups[] =3D { "gpio6" }; +static const char * const dmic1_data_groups[] =3D { "gpio7" }; +static const char * const dmic2_clk_groups[] =3D { "gpio8" }; +static const char * const dmic2_data_groups[] =3D { "gpio9" }; +static const char * const i2s2_clk_groups[] =3D { "gpio10" }; +static const char * const i2s2_ws_groups[] =3D { "gpio11" }; +static const char * const dmic3_clk_groups[] =3D { "gpio12" }; +static const char * const dmic3_data_groups[] =3D { "gpio13" }; +static const char * const qua_mi2s_sclk_groups[] =3D { "gpio0" }; +static const char * const qua_mi2s_ws_groups[] =3D { "gpio1" }; +static const char * const qua_mi2s_data_groups[] =3D { "gpio2", "gpio3", "= gpio4", "gpio5" }; +static const char * const i2s1_clk_groups[] =3D { "gpio6" }; +static const char * const i2s1_ws_groups[] =3D { "gpio7" }; +static const char * const i2s1_data_groups[] =3D { "gpio8", "gpio9" }; +static const char * const wsa_swr_clk_groups[] =3D { "gpio10" }; +static const char * const wsa_swr_data_groups[] =3D { "gpio11" }; +static const char * const i2s2_data_groups[] =3D { "gpio12", "gpio13" }; + +static const struct lpi_pingroup sm6350_groups[] =3D { + LPI_PINGROUP(0, 0, swr_tx_clk, qua_mi2s_sclk, _, _), + LPI_PINGROUP(1, 2, swr_tx_data, qua_mi2s_ws, _, _), + LPI_PINGROUP(2, 4, swr_tx_data, qua_mi2s_data, _, _), + LPI_PINGROUP(3, 8, swr_rx_clk, qua_mi2s_data, _, _), + LPI_PINGROUP(4, 10, swr_rx_data, qua_mi2s_data, _, _), + LPI_PINGROUP(5, 12, swr_rx_data, _, qua_mi2s_data, _), + LPI_PINGROUP(6, LPI_NO_SLEW, dmic1_clk, i2s1_clk, _, _), + LPI_PINGROUP(7, LPI_NO_SLEW, dmic1_data, i2s1_ws, _, _), + LPI_PINGROUP(8, LPI_NO_SLEW, dmic2_clk, i2s1_data, _, _), + LPI_PINGROUP(9, LPI_NO_SLEW, dmic2_data, i2s1_data, _, _), + LPI_PINGROUP(10, 16, i2s2_clk, wsa_swr_clk, _, _), + LPI_PINGROUP(11, 18, i2s2_ws, wsa_swr_data, _, _), + LPI_PINGROUP(12, LPI_NO_SLEW, dmic3_clk, i2s2_data, _, _), + LPI_PINGROUP(13, LPI_NO_SLEW, dmic3_data, i2s2_data, _, _), + LPI_PINGROUP_SLEW_SPARE_1(14, 0, swr_tx_data, _, _, _), +}; + +static const struct lpi_function sm6350_functions[] =3D { + LPI_FUNCTION(dmic1_clk), + LPI_FUNCTION(dmic1_data), + LPI_FUNCTION(dmic2_clk), + LPI_FUNCTION(dmic2_data), + LPI_FUNCTION(dmic3_clk), + LPI_FUNCTION(dmic3_data), + LPI_FUNCTION(i2s1_clk), + LPI_FUNCTION(i2s1_data), + LPI_FUNCTION(i2s1_ws), + LPI_FUNCTION(i2s2_clk), + LPI_FUNCTION(i2s2_data), + LPI_FUNCTION(i2s2_ws), + LPI_FUNCTION(qua_mi2s_data), + LPI_FUNCTION(qua_mi2s_sclk), + LPI_FUNCTION(qua_mi2s_ws), + LPI_FUNCTION(swr_rx_clk), + LPI_FUNCTION(swr_rx_data), + LPI_FUNCTION(swr_tx_clk), + LPI_FUNCTION(swr_tx_data), + LPI_FUNCTION(wsa_swr_clk), + LPI_FUNCTION(wsa_swr_data), +}; + +static const struct lpi_pinctrl_variant_data sm6350_lpi_data =3D { + .pins =3D sm6350_lpi_pins, + .npins =3D ARRAY_SIZE(sm6350_lpi_pins), + .groups =3D sm6350_groups, + .ngroups =3D ARRAY_SIZE(sm6350_groups), + .functions =3D sm6350_functions, + .nfunctions =3D ARRAY_SIZE(sm6350_functions), +}; + +static const struct of_device_id lpi_pinctrl_of_match[] =3D { + { + .compatible =3D "qcom,sm6350-lpass-lpi-pinctrl", + .data =3D &sm6350_lpi_data, + }, + { } +}; +MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match); + +static struct platform_driver lpi_pinctrl_driver =3D { + .driver =3D { + .name =3D "qcom-sm6350-lpass-lpi-pinctrl", + .of_match_table =3D lpi_pinctrl_of_match, + }, + .probe =3D lpi_pinctrl_probe, + .remove =3D lpi_pinctrl_remove, +}; + +module_platform_driver(lpi_pinctrl_driver); +MODULE_DESCRIPTION("Qualcomm SM6350 LPI GPIO pin control driver"); +MODULE_LICENSE("GPL"); --=20 2.54.0 From nobody Sun Jun 14 01:08:50 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E69F239DBDF for ; Thu, 30 Apr 2026 07:10:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533059; cv=none; b=irP7yhy8JweBlb4YanIc7DhjFKujQHuId/LMlIPS6awIFfdCLNi2hF1sx3luHsl36LU46eZ0L5VQTwcsHq8YGppzabP0khMZ1LMZsQJg8vNFlVaS15JXg7SCthOEQ45PzIyuhUvRy8gY005iLhvfeYhfa5wHZlijN0o+ZVj4vyw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533059; c=relaxed/simple; bh=xA+JyyhoD+6cuOWQwY5YNIB4x5Pz3Kxm/8/MqUktfKk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Qp3mOYFsc685wgYrXybB/FNG5TyzdGAsR2IIQoLMVBXj1dsKKgXieozyaAHqTIpZglf9fgmjPV9FLBabCjRIfNxpRXdGhSxpxpfa2WF/X6npo9yywWALz+Z4GbqligyDIuHiAVw7S1R1zArVMt646pxvRdaTYU3b5e8rRNGj9gg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=4kIU7Are; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="4kIU7Are" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-48a563e4ef7so5082145e9.0 for ; Thu, 30 Apr 2026 00:10:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1777533055; x=1778137855; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=s/a28fcWAgOrJO1VSx976gpf9GAOotGbvaSHKVCrmZw=; b=4kIU7AreGm6O1JzvvJM63qjYgVePyADXOXeTWwy9RAKOT81adXsQpEy7aVFpczBH+q asEBPpbiLBKksjH9JzfKwP3EQIaB9ZxeN0qvm/sjX87N6kqKUfM3M8Yue6dV/rv4NmHq lyHhhOmvx+6aEBzHl7PYfrYmgBFKrvOfBNvYxcDVN5nucel2+JH7ZvHFPAJMChswACcX a455WdBCZocStJ94f4BiUjxyRygP4c4mw4HwQ++fVFcOXENEj50/tQq4CaB0Z/rsn/Sv xleTKgmA4XQRGdfbG8i1+VcNLOVoOHSqGgVOZJv7pYMoLdfrvizsgPIMDYIkIIIPLbP3 uGHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777533055; x=1778137855; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=s/a28fcWAgOrJO1VSx976gpf9GAOotGbvaSHKVCrmZw=; b=prBAF4w/Zs1ahuj8eIVANdb3ijNYl2sugcl2eHMdHk/pVfD156lB0/NTU9CTWj3TyK owTFVDdeFy/SOlhrLN4SScUZj+caxzIGUe38vH4IjJzAAjIYfwD486Kd+rPGfKFn9NDr 2x7PaD5q74soWL2C7jwOFKDPX2JpCmROuUP8YYrWWlz0bbRqI9/diR1VaYhNsWOR/mSm rQrACUUoVTl+LEV5YXx1lRfmp5X1GpXtm7OP/776gs1qzIwry8k8LbP479ref2yGEa4S zF02jXsZFFELc++mQKdIicozXahS7b+pg0EpV2HjOYquP4Plmz/zs4snUCdrPd3oj9Ae TtlA== X-Forwarded-Encrypted: i=1; AFNElJ+OywC89vSvoHpSQPXa9Xi13RDT4izmN+16wgqLXQJ40N45U9WS2FO0nTLHtybEkmNQ+tW0vhIHD8UbTnM=@vger.kernel.org X-Gm-Message-State: AOJu0YxTkIfasmJuP2wtdGw1j/DlKzjlaTy/zoJBDL/sH5u9GcEB5Pu6 5OTXPU4ZGuCF7CVmUNJMkC4ia327NSVJREvHPBsg+dg5TbUrrISMZX3qmHuQBC6E5yU= X-Gm-Gg: AeBDietbvljWOW/C3fm0SRtOGLHNaEwsXM/z+f2DSTJuA+j0LPSfcc2qiYKxeXK84cz dKTjQY2BJMWTm/+IhFKlRI291J9ZomR0wilFjCzboai1SjIN7suRFY+Uc2QRcxlbbcAdPF0iSlA vlOhhDNECi7du7YdpeHz7juq3zDnq1hfvQGeHOA7Wl4fPAvguw88RIi6MfZHbP4S2Wue+OTMp8K sMX6ocMhHNbc20MmRE5LPFre4TTzDup0dFK5bQjFUz7NrpvhEt4gmz3sQ3t9NJtMaslicxOr+Ry 4CG9SZYcpQuDR5rNJq3KYHUIWotrg5//hqUdeUKt+og9spFYay36dp4zwI/PWRYTU+hEmfC7YR2 hdwaHm/kggwT7RvI80L3UrVA9ICaserNfaI1xrmFmqccj6otHIn7igaFeQr4Q1QWsdILQ2+FZm3 cjes7CoFVyReSIuA4+V7WEozwNM188zcLMyNvcHfJfnf9jWYtMg1F1DoQcIcByk6bw1cNMmVZ36 YDs7o3R X-Received: by 2002:a05:600c:a00e:b0:489:a4:e555 with SMTP id 5b1f17b1804b1-48a84471b86mr27140065e9.21.1777533055237; Thu, 30 Apr 2026 00:10:55 -0700 (PDT) Received: from [192.168.178.36] (046124200255.public.t-mobile.at. [46.124.200.255]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a81ed6b89sm46080825e9.1.2026.04.30.00.10.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Apr 2026 00:10:54 -0700 (PDT) From: Luca Weiss Date: Thu, 30 Apr 2026 09:10:44 +0200 Subject: [PATCH v2 4/5] arm64: dts: qcom: sm6350: add LPASS LPI pin controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260430-sm6350-lpi-tlmm-v2-4-81d068025b97@fairphone.com> References: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> In-Reply-To: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Srinivas Kandagatla Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Konrad Dybcio X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777533047; l=2211; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=xA+JyyhoD+6cuOWQwY5YNIB4x5Pz3Kxm/8/MqUktfKk=; b=o47mlBib4+72w4KeKq52GDFNeG46iqvF8whC4buxAu3HdKwKgINEBOpYn5vs8NBfDwkL2uj4N y8i1wxSd+I7Db+UWVHa8rVux1DtoPMRNGFdI+uCJlPu1z3JWTXLjZzU X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add LPASS LPI pinctrl node required for audio functionality on SM6350. Reviewed-by: Konrad Dybcio Signed-off-by: Luca Weiss --- arch/arm64/boot/dts/qcom/sm6350.dtsi | 66 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qco= m/sm6350.dtsi index 034545d2af2d..d6adf68563cb 100644 --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi @@ -1450,6 +1450,72 @@ compute-cb@5 { }; }; =20 + lpass_tlmm: pinctrl@33c0000 { + compatible =3D "qcom,sm6350-lpass-lpi-pinctrl"; + reg =3D <0x0 0x033c0000 0x0 0x20000>, + <0x0 0x03550000 0x0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&lpass_tlmm 0 0 15>; + + clocks =3D <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names =3D "core", + "audio"; + + i2s1_active: i2s1-active-state { + clk-pins { + pins =3D "gpio6"; + function =3D "i2s1_clk"; + drive-strength =3D <8>; + bias-disable; + output-high; + }; + + ws-pins { + pins =3D "gpio7"; + function =3D "i2s1_ws"; + drive-strength =3D <8>; + bias-disable; + output-high; + }; + + data-pins { + pins =3D "gpio8", "gpio9"; + function =3D "i2s1_data"; + drive-strength =3D <8>; + bias-disable; + output-high; + }; + }; + + i2s1_sleep: i2s1-sleep-state { + clk-pins { + pins =3D "gpio6"; + function =3D "i2s1_clk"; + drive-strength =3D <2>; + bias-pull-down; + input-enable; + }; + + ws-pins { + pins =3D "gpio7"; + function =3D "i2s1_ws"; + drive-strength =3D <2>; + bias-pull-down; + input-enable; + }; + + data-pins { + pins =3D "gpio8", "gpio9"; + function =3D "i2s1_data"; + drive-strength =3D <2>; + bias-pull-down; + input-enable; + }; + }; + }; + gpu: gpu@3d00000 { compatible =3D "qcom,adreno-619.0", "qcom,adreno"; reg =3D <0x0 0x03d00000 0x0 0x40000>, --=20 2.54.0 From nobody Sun Jun 14 01:08:50 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3051039DBF9 for ; Thu, 30 Apr 2026 07:10:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533060; cv=none; b=VWMikoeQqW0m9IAV7f/FkJGyNSFoWukvpy7PpUjA5/dJ3YzTfIsr7P9z1EKs2TOCjlRSQxJcwwABFfC/UPST2yJen1r0V66y6PyeXmna/BngyCEqANwCPG9qJZc8I5o5d5u8x8QwtpRF7FZdIPQi/+AusEBdVKT/1TzeWkvZG54= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777533060; c=relaxed/simple; bh=oZ3hYpOlyjlAu2278aiFXESG6oi7YvWn82sNwQdQAP0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TX7Lihyv4ABBPoYFpy77T7pAKkr0ig8knxcrmh3D5O8Ozhfts4PLFYwurieXIihSiQRXysAama/choh+a/Hi8yS7gNvvFkhvNlTuG0aGVZf8LfH5cEa07cAm4+fAOPyXLaqKK5Fe5NK93saz2dLFdPM7hYRcQ/p3MLzPHYxpxGs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=VODbNhUh; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="VODbNhUh" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-488ff90d6c7so4703045e9.2 for ; Thu, 30 Apr 2026 00:10:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1777533056; x=1778137856; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=LPu3RWNcjFZI9rac4rwEI7c1s2vJiCf0eXVgZgLzeeA=; b=VODbNhUhZ3JRsSFXqxR7ajYR/J/ppN7xF7APpx5guY84on6LaYIh1pci9w5cQngOp6 bxnIFW13x0Stikv9uS1WL6Vs9uv/VxA2slTW1AMSMAQ5mL/lnjtr2NaBAWrwFTzgjgWH iXrV8ucn2kll8/rqCFCJc9i42MqR6ZO04+5pi0VbI0qCRP0JhbfWFqPpQry00eDYwD2q MmeEIKI/gqwgsK1qHhVx9sI7nO23cBUdlfWRRQbmIhaTswQQzHau/TB5/Q6WfWPbJIt1 4bElSMrQlQc+Zxwu0qz4Pn5XycXfPxI7TytISZYO3y/eyeuduFsu1cVRL8Ueth/iBEwD 2u4g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777533056; x=1778137856; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=LPu3RWNcjFZI9rac4rwEI7c1s2vJiCf0eXVgZgLzeeA=; b=TeLkYN1JyLVQ0wQppInFVfJV1mTAiuvN7rDPvIoTs/xodzHhS21IaQNGzhn9srKyB9 HQTdLzUJApDYAuc4IsqtdpQL2XnL431AhY/zgYPAl3ilOY7BTlU/bFgd6bVN4ypLKvE+ Gbq4sTmLwBXfe+Ie0kcUlDwq4yPfN3CYgMIll7msqvGoU0OwbiKnkaBVkzSgPRFwQUbS qOFRjtTBHQnHTxRDignLpjnfI+JUflAnxtxT3ksf34Tm4V9AfXLcl5IIe7RhJ13LNIFB JuBNZ9y09ztjP3nuy7NN2kAPsIuNAqzHttChHT8+jMqH3qlZVIR2rVgSr3oRbyHlXZuj RVKA== X-Forwarded-Encrypted: i=1; AFNElJ9g9M03xP1dnrAny+xa1CS+L19AB3ttetWBoM9YzQrhzgH+wU3yeLSyHtHWtEkCt0ncZi3b0LtX7dlNHmU=@vger.kernel.org X-Gm-Message-State: AOJu0Yw+yRfsU2qY6meYGxQgolD6POz4d5O8arfe6/Gfgjn7Umo8eBaw H8CAjYJoqMtkgQtsF3RR9tqbXbPESlcHw1qm9kI/CcRO0UlVd+HOjvxWXAyKxTxY//I= X-Gm-Gg: AeBDiesx1uPN7/hWunB5BSjte1cZDRdVA92H+AUE0WVqxic1T9qbdPl9sTQjUy7kWua Nw2eioq1adrUzXthw6Bqr+v5TTCx+7VPpLXCOMpdxe3C5sWy2Q2jftwBLH8F9flu1EP8MlD/toA pG2fBEHRkgjAhsqSbNjc0e0Df/hyGDv3RY4J0dxhU4ZeSdujxiKyAMGZY73Db5QOSUVSgFYdLnQ WrXXlAjWBPrLX+0mxGS8EcjlvCzZNvyx9b36ceuA75DjuFIVn1R75ZLB7szJWDeCzIdZaNZpyaf XBgnXKB+ISdmSq8atui07aIXaMXXGTy/Rd/eWYUVs9WQc6C9GPmHfn/oB6QQunEZquFKLPC0Auh sjIvpVfBWUJ0MhK1nEP2qYZ5u6pb1tiAQCCZGr3zseTlZADowwoxI91VlZl6D+I+ILZfiJHp0QD nO6OPDpQFcwg/CsVXBwDkgoWnSYT4t0bw60cKdqOit7rX1N+k16uqB5An4UXew2foRXajZGZxEj nQnd2y2 X-Received: by 2002:a05:600c:350d:b0:48a:57e1:d8cc with SMTP id 5b1f17b1804b1-48a83e7055bmr29150115e9.9.1777533056652; Thu, 30 Apr 2026 00:10:56 -0700 (PDT) Received: from [192.168.178.36] (046124200255.public.t-mobile.at. [46.124.200.255]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a81ed6b89sm46080825e9.1.2026.04.30.00.10.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Apr 2026 00:10:56 -0700 (PDT) From: Luca Weiss Date: Thu, 30 Apr 2026 09:10:45 +0200 Subject: [PATCH v2 5/5] arm64: defconfig: Enable LPASS LPI pin controller for SM6350 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260430-sm6350-lpi-tlmm-v2-5-81d068025b97@fairphone.com> References: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> In-Reply-To: <20260430-sm6350-lpi-tlmm-v2-0-81d068025b97@fairphone.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Srinivas Kandagatla Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Dmitry Baryshkov X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777533047; l=846; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=oZ3hYpOlyjlAu2278aiFXESG6oi7YvWn82sNwQdQAP0=; b=xad101UiCBqCR5XMnrmHZ5A0H2inv58PbwoxwJ1BifMHEpwZu2cxxBPrjyFkP/o232KkdMkh+ gT2JdEqzJLVAiZh+7LpXoduaGVjaxXpacZlUQg0vxWrATb8YTEv2vJ6 X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Build the LPASS LPI pin controller driver for SM6350 as module, which is required for audio functionality on boards such as the Fairphone 4. Reviewed-by: Dmitry Baryshkov Signed-off-by: Luca Weiss --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index dd1ac01ee29b..6b0be01af7a1 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -705,6 +705,7 @@ CONFIG_PINCTRL_LPASS_LPI=3Dm CONFIG_PINCTRL_MILOS_LPASS_LPI=3Dm CONFIG_PINCTRL_SC7280_LPASS_LPI=3Dm CONFIG_PINCTRL_SM6115_LPASS_LPI=3Dm +CONFIG_PINCTRL_SM6350_LPASS_LPI=3Dm CONFIG_PINCTRL_SM8250_LPASS_LPI=3Dm CONFIG_PINCTRL_SM8450_LPASS_LPI=3Dm CONFIG_PINCTRL_SC8280XP_LPASS_LPI=3Dm --=20 2.54.0