From nobody Tue Jun 16 19:34:27 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F6403FD15F for ; Wed, 29 Apr 2026 13:12:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777468334; cv=none; b=hEUChWbpm6+g/1dSzFn6Y9Bv9xJQRfnawZLa6XWPmlExBZ4OZ2aYi/4pSdb02lu500N7StHXRuVBIP/q3wzDkmove837GtBCQXrSWwWSaGt7zJGT3LnM/6JVXHTeTJ6DVX6EWKdlquOn9B/kYBy4SamXiFEN2GRohJQ5aPFHFYU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777468334; c=relaxed/simple; bh=5FeJwkn0w0hoFaU+H21wk2uMRmNaRakanqYwZuX9Z0c=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FnIM63nq+BdsmBZVJiNtGnNv/2mmynZo61XZBVjUTeYAwAMOO6Z46Z5S/iLY0wgD+AzT64dh9riwVIyJ7HPi9G1PchFeduKUvwlFIH1S0gBmL3O04vveCfzoXiiMVFlHT2xOQGQK/9JvtXhblpXokkKVYciPn5sKNbUr9I4Acx8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=XnbW4eR9; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=SoOp0auG; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="XnbW4eR9"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="SoOp0auG" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63T8q3x82095332 for ; Wed, 29 Apr 2026 13:12:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= TGkFDtlKiI2veKivqw5MXYpsgYHsHTZr/F0pOrS2oiE=; b=XnbW4eR9hu6wr+fe tuUGGpL30RjI7YIXVnBBO8gCaPnnk25pwLjpn++ktExQuXoe6sEdEmnuvDXrJDes /JqlqSlu7n0XuiCU0GDs9wZkVxvK2dvS9ApeIz3RPPjZe/UAf8jWwkLiy49ygtwc oHcB1hXrmfIYI9R/QVn5KLTrXnXw9+hkg6U6lJUtt+CytORtWNAPGZDhJXaoRwRo xq/qWi94ReW6Vf9WN3PsFqZT2dh1RtJhi94bP6ZlCZ4lDVqXGcibJxvbCVB583oO nis8Etx6bwV+ChTESz4UJPqkR9hIUh/6QI+yl0lysLcfB6fomK7ajuxvfOiUo36V Nyg8IA== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dudh3sdaa-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 29 Apr 2026 13:12:12 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-35fbaada0caso11797684a91.3 for ; Wed, 29 Apr 2026 06:12:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777468331; x=1778073131; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=TGkFDtlKiI2veKivqw5MXYpsgYHsHTZr/F0pOrS2oiE=; b=SoOp0auGAZwej7lGyjw5AfMiCljTTdmzUgQqlL6go/gnUyVG52Y4N6Y+0tygDCurQU Ma56JuDfEA4I3hpRVJrjyyVUF1FngWZ7mpjXLoJL3MhihwM+FCpb5Vmte4WykC3JMO7K gaT1MLIeedw73irkgMcS3pXgn+ncJkt6PApqGCbu3RFDv1z9xz54uARO1C/a+ZcIEYc3 1+W2IcbOp7vNPRYfJfwNJcR0JXfY0T/khybB+MMkN43t3PjmYVFH2AcQu3RVAgj4RJWH R7ExcKPS04CcKUzTWJYuN+oQF4h7BOdhQiNuGp4QJemTAvORwhFIooCXLArLebEelaQN iJog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777468331; x=1778073131; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=TGkFDtlKiI2veKivqw5MXYpsgYHsHTZr/F0pOrS2oiE=; b=RfgmX+PB+pcL089YPHPz0ZcywyiH4O4x+O7ukMzFz/2T1ioTz+dvg+1dBAcQF4xm6f a9peTZGhNQbk0Lh1yKSSmjwd652AwKswQ1tQt0zWjsZgXZlDa8H4OVLbKUBsAGGakMS6 nwL+N46KfXIB9MlHkrauCFEQmpxEUd1TC7oom/cc7GKmusULigr5QOQB36Tk5tmx3U5U ctf6S8wBwc3Ijh4Nx5Oo0iE2EajUBVLz1n7rXmZV0Gx8R7BCx6jg5pXNMEqvUnBlH8VX Zhgv+AusH3nIuonBcEMnETJl5mUJTM+tmnTRBvmqaqRWi2Sr+wEq6wZGoQm+G2QlIyYM FnXw== X-Forwarded-Encrypted: i=1; AFNElJ8gJYoaYU/39DHck2SdNDLnbNI0NFOSZ4APGS+/hSkG6aiQULSIySvBHjxIOww4ZcIegLSoTf9jCoUFO3Q=@vger.kernel.org X-Gm-Message-State: AOJu0Yx1tbHFylu+pqEW4bb1NzSfhGgwI4bV8ySRAMRtEC9awg4kgwuD jV1t7ht+ytAtQfoojSVTQWPdK2EE8NAaogArb256zr0FRpfvVXJYHXXE4/FgzUCEieDNJ2yHlLv sbRTSihvHSrjvgc3sbRhbNqVn+1A4TnLy0zTQW2e3OgAEtGIPrAVTBLCMzZguzpxTq7Y= X-Gm-Gg: AeBDiesbQlgJBBZpC8kEwcHDPa+VWW+gzbbJfU1NOiEKH66jqz26pBfndgbKD6rUck3 nXsB2hZttxpXHX7ZR6r270UdhffpWjaF+4POEwyBdh84dnIy/4tWk8Y8SAbhsvvO5m4MDk6BnZp CMLlxbEBS3p40BRp9/MquBSqcPCKUNu72ZhK554hwwLshM+nOF6/bEytHeMowlXvtI1+9m/0DT/ deVTSb/3NsodFTyg7kKlxlTue1BxgIXxG6FvYqJe6vNR6DJBncvaWdthdDEB85b3SqIMxJ15hM+ pR0amygb4HmtGYqH+owqYhN3DjFWE4y7uZlIER81G79xsmVEOArgsoE939h4ich4XI57PoeQxyV zGHkOd7R218hATVedAy/kv22DN4jC4uCdrm4tCREEGcYS/4E= X-Received: by 2002:a05:6a21:33a7:b0:39b:dea7:5626 with SMTP id adf61e73a8af0-3a3af625869mr4368758637.35.1777468331245; Wed, 29 Apr 2026 06:12:11 -0700 (PDT) X-Received: by 2002:a05:6a21:33a7:b0:39b:dea7:5626 with SMTP id adf61e73a8af0-3a3af625869mr4368698637.35.1777468330599; Wed, 29 Apr 2026 06:12:10 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-834ed6decf3sm2063025b3a.31.2026.04.29.06.12.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Apr 2026 06:12:10 -0700 (PDT) From: Komal Bajaj Date: Wed, 29 Apr 2026 18:41:56 +0530 Subject: [PATCH 1/2] dt-bindings: pinctrl: qcom: Document Shikra Top Level Mode Multiplexer Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260429-shikra-pinctrl-v1-1-1b4bb2b3a8d6@oss.qualcomm.com> References: <20260429-shikra-pinctrl-v1-0-1b4bb2b3a8d6@oss.qualcomm.com> In-Reply-To: <20260429-shikra-pinctrl-v1-0-1b4bb2b3a8d6@oss.qualcomm.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran Cc: linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777468321; l=4446; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=5FeJwkn0w0hoFaU+H21wk2uMRmNaRakanqYwZuX9Z0c=; b=5jYkUxcG5qPe/fWWUGltzwDAgJLZr6glLKzLyJP+03Re8Cc4tJBsVZ9G9sEMEt6u+w9eaRTWw V+XLS/mm+G9AuFu3CCoI/hgR3eMkZjKVQcDn8YkI3I5xRZWPMyf3+Ol X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: Af91u5Tx-u-uVJ48ZaBA_dQXip-TrcWC X-Authority-Analysis: v=2.4 cv=A4dc+aWG c=1 sm=1 tr=0 ts=69f203ac cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=bT5XQOCXPleopHcqzpYA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-ORIG-GUID: Af91u5Tx-u-uVJ48ZaBA_dQXip-TrcWC X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI5MDEzNCBTYWx0ZWRfX/XBhX6KQHR3V 7HZsJ3KvZT9NPiLMw/asgt3GIW5exMatBZEC0QvGzj4rtGGvHWdngXfQH/Xf5fdGUFI44erLfak 91RUBRbl6zo1NlOOjY2tA0rTwwG8p50p7yW/D414/MjEC6jcTQmFC9ErPFY1LOkbeqRCkeKNSKd VrUCY2X1Y/GA9Vw8pe8zwEs9qfWXnsFQ4uoX2BjCI8lfwWlanRydu6CT+LtRbhWEhXE21F5FsxV UrDLesNKDuASac8xxMNMbCOWBxBnfZuHcVvF6GNNxuqtAkfA9YSakSNAhUMSeq1naPuynQV+W8k dNmZTd69XfwdIl7RV0/1yk/ktEOrXoDTlsVWYc11+36d32PWHNC/MI+1tErIQJvmXmSnVcORaD6 FQzD9mQucPT9pzRIgUSLj7jxV6WAViOeoHv2FvPCa538nW5Tt36AI+k2TW//6AimA2965krPmU4 BkwvBVcQnJj2hJsttxQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-28_05,2026-04-28_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 suspectscore=0 malwarescore=0 lowpriorityscore=0 priorityscore=1501 phishscore=0 bulkscore=0 impostorscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604290134 Add a DeviceTree binding to describe the TLMM block on Qualcomm's Shikra SoC. Signed-off-by: Komal Bajaj --- .../bindings/pinctrl/qcom,shikra-tlmm.yaml | 123 +++++++++++++++++= ++++ 1 file changed, 123 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,shikra-tlmm.yam= l b/Documentation/devicetree/bindings/pinctrl/qcom,shikra-tlmm.yaml new file mode 100644 index 000000000000..896fbe461ef9 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,shikra-tlmm.yaml @@ -0,0 +1,123 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,shikra-tlmm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. Shikra TLMM block + +maintainers: + - Komal Bajaj + +description: | + Top Level Mode Multiplexer pin controller in Qualcomm Shikra SoC. + +allOf: + - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml# + +properties: + compatible: + const: qcom,shikra-tlmm + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + gpio-reserved-ranges: + minItems: 1 + maxItems: 83 + + gpio-line-names: + maxItems: 165 + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-shikra-tlmm-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-shikra-tlmm-state" + additionalProperties: false + +$defs: + qcom-shikra-tlmm-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configura= tion. + Client device subnodes use below standard properties. + $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state + unevaluatedProperties: false + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + oneOf: + - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-5][0-9]|16[0-5])$" + - enum: [ sdc1_rclk, sdc1_clk, sdc1_cmd, sdc1_data, + sdc2_clk, sdc2_cmd, sdc2_data ] + minItems: 1 + maxItems: 36 + + function: + description: + Specify the alternative function to be configured for the specif= ied + pins. + + enum: [ gpio, agera_pll, atest_bbrx, atest_char, atest_gpsadc, + atest_tsens, atest_usb, cam_mclk, cci_async, cci_i2c0, + cci_i2c1, cci_timer, char_exec, cri_trng, dac_calib, + dbg_out_clk, ddr_bist, ddr_pxi, dmic, emac_dll, emac_mcg, + emac_phy, emac0_ptp_aux, emac0_ptp_pps, emac1_ptp_aux, + emac1_ptp_pps, ext_mclk, gcc_gp, gsm0_tx, i2s0, i2s1, + i2s2, i2s3, jitter_bist, m_voc, mdp_vsync_e, mdp_vsync_out= 0, + mdp_vsync_out1, mdp_vsync_p, mdp_vsync_s, mpm_pwr, mss_lte, + nav_gpio, pa_indicator_or, pbs_in, pbs_out, pcie0_clk_req_= n, + phase_flag, pll, prng_rosc, pwm, qdss_cti, qup0_se0, + qup0_se1, qup0_se1_01, qup0_se1_23, qup0_se2, qup0_se3_01, + qup0_se3_23, qup0_se4_01, qup0_se4_23, qup0_se5, qup0_se6, + qup0_se7_01, qup0_se7_23, qup0_se8, qup0_se9, qup0_se9_01, + qup0_se9_23, rgmii, sd_write_protect, sdc_cdc, sdc_tb_trig, + ssbi_wtr, swr0_rx, swr0_tx, tgu_ch_trigout, tsc_async, + tsense_pwm, uim1, uim2, unused_adsp, unused_gsm1, usb0_phy= _ps, + vfr, vsense_trigger_mirnat, wlan ] + + required: + - pins + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + #include + + tlmm: pinctrl@500000 { + compatible =3D "qcom,shikra-tlmm"; + reg =3D <0x00500000 0x800000>; + + interrupts =3D ; + + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + gpio-ranges =3D <&tlmm 0 0 166>; + + qup-uart0-default-state { + pins =3D "gpio0", "gpio1"; + function =3D "qup0_se1"; + drive-strength =3D <2>; + bias-disable; + }; + }; +... --=20 2.34.1 From nobody Tue Jun 16 19:34:27 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B29AA3FE37A for ; Wed, 29 Apr 2026 13:12:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777468341; cv=none; b=EZDMYcirEJmgjJqUO+P5p2HcbsNQCMbWuIcuAuYgIeWsGFfr5Rqk/VzIFzqHQ5GARj6+rvj2eeo2bTYvgAPzvlUSU9uEsLjyf31GUp9FsB0IKgF6Gmh05iFbIONTi6TtHaYV2A2ms5bB1pNkst3wOtbzaV7qgwxP8fh5Cy6WHBY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777468341; c=relaxed/simple; bh=bO5zwTidve7vMWrIv+O7QYhAuz9y0j/bBF4/jwIfnEc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=clIQmS1ZomRsVQ2Dluk3/7BaKkV+9vdYxuGpczMbjSHZcsSabuvepOZOKC/gzGP7JTVA05KchymV6uAACivKWxUHZQDvD0wFtPEewIO1wgoGzi6g4Q0q8q31qo8TFRZtgSsWJwXmkEOfd3yOJlBcXyUNxtZJDEMhYIbPDm0Rkn4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KBzJ51SP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=WrUkLTTM; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KBzJ51SP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="WrUkLTTM" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63T8qVVL2889726 for ; Wed, 29 Apr 2026 13:12:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= QpNjpUE4aP5ssv2yAmHcCi3lfO1kiA/yFaQXffwYdzA=; b=KBzJ51SPMwzBBvyS KBBOteFHjLj8NtItHpQ4hwOKwBUR8sihQehja3x3XfI86UwRHp7WMyOLRIIAfBuY JnC2OUMvlMr1AvTKviPIGv0zan6tPL3KHir+ZdhqZrO6YjE0OP2inX2uGqkUPuiP nzPyxgkLTyRpsCn8oxLKAliVsfstfuOA9EpCqLhNEMruOZzYhLa8yZTuAgvrp3bP 37lJGQLwK496z5JiWHN0afNvhHwbtXqtwcpoNM0TB4P5tH+in7RUrSIHSTJqeb5M uXtLSoYzmiMpU6ke9xxZ8upZGyd9y1NFzNfLJ11TDWLz7UN25IcgCrK7YDFuf5VR QS0v6Q== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4du0wqc0v5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 29 Apr 2026 13:12:18 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-82cf8dcd079so8340726b3a.1 for ; Wed, 29 Apr 2026 06:12:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777468337; x=1778073137; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=QpNjpUE4aP5ssv2yAmHcCi3lfO1kiA/yFaQXffwYdzA=; b=WrUkLTTMn1KdXkfWVDCfRlEoEn2VMsJpkH+W8MUQ55yPB6dVtTW8fA+KfX8inlPM1O hfnNDkOHxiUXSMaQ2fZKIcGPXJgm+HV3BuV6sx/9USmo7ml6iAfPJR4lJNJFEV5r1jbJ Hm4YryOSQ85kaNauNNLFm942lCU5/RhbS1RduNkyJEfFZ/Co91bCaGRrQv3mmkTKSe0R HsLhbmfedmQcfGJ3CbRJoOaRNpKZBOTAxLVOpe5vG1taj6aWnu4dNbnw3wTm3+0Jt7Ni Kigyhn7oyr/8XDOrF5NI/Ot5xXaJ85urrwiuJ1c0SJ9N1axoyyU2bmEJ+WvqP7gWGL5J y33w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777468337; x=1778073137; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=QpNjpUE4aP5ssv2yAmHcCi3lfO1kiA/yFaQXffwYdzA=; b=YPJTnS4I+SU/oTV6zRFgSal7LK23Q1ILW8AbpFqdiSgYezr9pGKsGNf6O6uynz4gKr nQ6Tg8muUCfNVugzHPkpvYZnxVc3VNVQXkaaDNV+7ywa98EEVeQ/DoK04EO1AU+D6G9c nAQIpMIoZowxvGCPJRHJAIXo1f25b4Ikh2Oe/a7r3owT7vcDVG1sAkIkZjUsXEUOa9SW rDzt5VNDI+Ub/n4NzW/xvj1V88TjKnlbh5uSLwYvcle3RgunHBCkcyXd1A6YYmZlSMT0 q9NlydauePW7TCq1Nc4UOGpOMzKM/q0bZIF6xQIHIu1bSCvZbRJhrVH9f7NyQA9ahOZD UBmQ== X-Forwarded-Encrypted: i=1; AFNElJ9mzk5iLlrxhAAXxlLQLdT6YUDJwyDeCLB9ZcjCJOzyAmS8RWxo/aSk0ezQaOP/EZlQovxrQjP4J735qFc=@vger.kernel.org X-Gm-Message-State: AOJu0Yz2VCyL9/KHbZRTU7GiQXRk7KkPzH5pgSfwLwp/W9RtpLehIFtL o04L+ofFTQVwNa/aLRQ1hiA8AWfsIQeSd9QdmcOcUsidWe6EQfhOPRqyctIw8bCyDjSFCoyw2or nUqre0iInCzf3usZMnemTkmi812dCyDV0FHJeWnHfRu+3O7a84zUxyDJ5qVzEW1Umb4+Uw1kwEQ M= X-Gm-Gg: AeBDiesDdTVRcXrin1pOq1qJgwlQ6Ogggb2e4Lzf2HVdOeuGRek7tC7ug1vJY9dAgf3 5kmwLxUIb0joR4x9WVh/VgQ0EoRHmZdbHe7vVRKPmeoxOXt9jIPgb8RzZW3a7xXxpupMJw3ROXA lGgxtHBoVN48Vv6BnbH86twfAjKPvv9dVSbPtnzcFAnMoXX/t6Y2W7IFdPoLrTzqYjxXQpjX7Dy IaJ4Qurio3220UeNqbfpNSaEAH0kn3Ml4ogCqVRIY7xuKo5Wz/31l3VJFLQxjT65TEOqNwYH711 UJm29t9cqjRxv0ccCrEcRCFJPYihOIFGagwBzL81CS1OJrCvLeNeSPoMDsq9lLp0jEKnguUZvMO G7B6DW3zbgBwpWAaJ0QcridJEmeDTlb/sIhdJRuR+tuKWApQ= X-Received: by 2002:a05:6a00:3c87:b0:821:8ebc:2899 with SMTP id d2e1a72fcca58-834ea32b2femr3697249b3a.7.1777468336283; Wed, 29 Apr 2026 06:12:16 -0700 (PDT) X-Received: by 2002:a05:6a00:3c87:b0:821:8ebc:2899 with SMTP id d2e1a72fcca58-834ea32b2femr3697171b3a.7.1777468335204; Wed, 29 Apr 2026 06:12:15 -0700 (PDT) Received: from [10.213.101.118] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-834ed6decf3sm2063025b3a.31.2026.04.29.06.12.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Apr 2026 06:12:14 -0700 (PDT) From: Komal Bajaj Date: Wed, 29 Apr 2026 18:41:57 +0530 Subject: [PATCH 2/2] pinctrl: qcom: Add Shikra pinctrl driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260429-shikra-pinctrl-v1-2-1b4bb2b3a8d6@oss.qualcomm.com> References: <20260429-shikra-pinctrl-v1-0-1b4bb2b3a8d6@oss.qualcomm.com> In-Reply-To: <20260429-shikra-pinctrl-v1-0-1b4bb2b3a8d6@oss.qualcomm.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Richard Cochran Cc: linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, Komal Bajaj X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1777468321; l=46335; i=komal.bajaj@oss.qualcomm.com; s=20250710; h=from:subject:message-id; bh=bO5zwTidve7vMWrIv+O7QYhAuz9y0j/bBF4/jwIfnEc=; b=ke0KdmqJdDeXvwZkZfTKP0TT72cHMRH2IyeSc7WSBUNDjaC1d2R8WPHp4VV2Tyfg3/08YQ6DL ZPoW0YggxvfD1k05FBNC7HAtJwmLoKslkNZG1c7fWOrZR38tsob/tEE X-Developer-Key: i=komal.bajaj@oss.qualcomm.com; a=ed25519; pk=wKh8mgDh+ePUZ4IIvpBhQOqf16/KvuQHvSvHK20LXNU= X-Proofpoint-GUID: 0w_nLHGjfacPzWAQalIHxo0ZnTK3cNeK X-Proofpoint-ORIG-GUID: 0w_nLHGjfacPzWAQalIHxo0ZnTK3cNeK X-Authority-Analysis: v=2.4 cv=BfDoFLt2 c=1 sm=1 tr=0 ts=69f203b2 cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=QYLgUDXq4FTBpluUT7sA:9 a=QEXdDO2ut3YA:10 a=O8hF6Hzn-FEA:10 a=2VI0MkxyNR6bbpdq8BZq:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI5MDEzNCBTYWx0ZWRfX+aUwrFrTjzm8 ZIoWVRdk5qexKcuY6gd8tTGo8CQJ7Au4opTsMcFtL+il/Ym/dE+pOdWq3N1DxzfIGDbd690hd6d VDvSp0LReQHhW/h+7q5hdrzCcku5gcK5VSSYnvH6K7YpJqi3PEVQCqbv1BzNKbwTKndtX/60hkN DwKe6YnP/pCHw+2RtvWA9eYqCYQGPyKXNADS0ujfM39BqEkx4uXvCGl2E6F2XEQW4Jv+HDuYweB eqTPhGwDBggRP7dRm3wyLaN6CU/RDwz2ofcBC+V5xNxVwCAgB2E/bcvd+hFaJ2nsqC18ryGBVxy N3xN0b3ByDTm/5hXhcoZI0/0psU1PujLWcbte0wk6qo/W93m5Gf6iD6g26yzKztowR+WoEBbjg5 SRgsyAWJMKhuSNH0ZlY8apYXYtp3jixFwFFpkdvS36cR24yVc2d8zixhOKIKaAp3njsCTIIENqT HirwxdjMYduT5HkJVSA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-28_05,2026-04-28_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 impostorscore=0 malwarescore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604290134 Add pinctrl driver for TLMM block found in Shikra SoC. Signed-off-by: Komal Bajaj --- drivers/pinctrl/qcom/Kconfig.msm | 11 + drivers/pinctrl/qcom/Makefile | 1 + drivers/pinctrl/qcom/pinctrl-shikra.c | 1280 +++++++++++++++++++++++++++++= ++++ 3 files changed, 1292 insertions(+) diff --git a/drivers/pinctrl/qcom/Kconfig.msm b/drivers/pinctrl/qcom/Kconfi= g.msm index 836cdeca1006..c89b0e8790de 100644 --- a/drivers/pinctrl/qcom/Kconfig.msm +++ b/drivers/pinctrl/qcom/Kconfig.msm @@ -369,6 +369,17 @@ config PINCTRL_SDX75 Qualcomm Technologies Inc TLMM block found on the Qualcomm Technologies Inc SDX75 platform. =20 +config PINCTRL_SHIKRA + tristate "Qualcomm Technologies Inc Shikra pin controller driver" + depends on ARM64 || COMPILE_TEST + default ARCH_QCOM + help + This is the pinctrl, pinmux, pinconf and gpiolib driver for the + Qualcomm Technologies Inc Top Level Mode Multiplexer block (TLMM) + found on the Qualcomm Technologies Inc Shikra platform. + Say Y here to compile statically, or M here to compile it as a module. + If unsure, say N. + config PINCTRL_SM4450 tristate "Qualcomm Technologies Inc SM4450 pin controller driver" depends on ARM64 || COMPILE_TEST diff --git a/drivers/pinctrl/qcom/Makefile b/drivers/pinctrl/qcom/Makefile index 84bda3ada874..07c0d236d82f 100644 --- a/drivers/pinctrl/qcom/Makefile +++ b/drivers/pinctrl/qcom/Makefile @@ -57,6 +57,7 @@ obj-$(CONFIG_PINCTRL_SDM845) +=3D pinctrl-sdm845.o obj-$(CONFIG_PINCTRL_SDX55) +=3D pinctrl-sdx55.o obj-$(CONFIG_PINCTRL_SDX65) +=3D pinctrl-sdx65.o obj-$(CONFIG_PINCTRL_SDX75) +=3D pinctrl-sdx75.o +obj-$(CONFIG_PINCTRL_SHIKRA) +=3D pinctrl-shikra.o obj-$(CONFIG_PINCTRL_SM4250_LPASS_LPI) +=3D pinctrl-sm4250-lpass-lpi.o obj-$(CONFIG_PINCTRL_SM4450) +=3D pinctrl-sm4450.o obj-$(CONFIG_PINCTRL_SM6115) +=3D pinctrl-sm6115.o diff --git a/drivers/pinctrl/qcom/pinctrl-shikra.c b/drivers/pinctrl/qcom/p= inctrl-shikra.c new file mode 100644 index 000000000000..25acb74853d2 --- /dev/null +++ b/drivers/pinctrl/qcom/pinctrl-shikra.c @@ -0,0 +1,1280 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#include +#include +#include + +#include "pinctrl-msm.h" + +#define REG_SIZE 0x1000 +#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11) \ + { \ + .grp =3D PINCTRL_PINGROUP("gpio" #id, \ + gpio##id##_pins, \ + ARRAY_SIZE(gpio##id##_pins)), \ + .funcs =3D (int[]){ \ + msm_mux_gpio, /* gpio mode */ \ + msm_mux_##f1, \ + msm_mux_##f2, \ + msm_mux_##f3, \ + msm_mux_##f4, \ + msm_mux_##f5, \ + msm_mux_##f6, \ + msm_mux_##f7, \ + msm_mux_##f8, \ + msm_mux_##f9, \ + msm_mux_##f10, \ + msm_mux_##f11 /* egpio mode */ \ + }, \ + .nfuncs =3D 12, \ + .ctl_reg =3D REG_SIZE * id, \ + .io_reg =3D 0x4 + REG_SIZE * id, \ + .intr_cfg_reg =3D 0x8 + REG_SIZE * id, \ + .intr_status_reg =3D 0xc + REG_SIZE * id, \ + .mux_bit =3D 2, \ + .pull_bit =3D 0, \ + .drv_bit =3D 6, \ + .egpio_enable =3D 12, \ + .egpio_present =3D 11, \ + .oe_bit =3D 9, \ + .in_bit =3D 0, \ + .out_bit =3D 1, \ + .intr_enable_bit =3D 0, \ + .intr_status_bit =3D 0, \ + .intr_wakeup_enable_bit =3D 7, \ + .intr_wakeup_present_bit =3D 6, \ + .intr_target_bit =3D 8, \ + .intr_target_kpss_val =3D 3, \ + .intr_raw_status_bit =3D 4, \ + .intr_polarity_bit =3D 1, \ + .intr_detection_bit =3D 2, \ + .intr_detection_width =3D 2, \ + } + +#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv) \ + { \ + .grp =3D PINCTRL_PINGROUP(#pg_name, \ + pg_name##_pins, \ + ARRAY_SIZE(pg_name##_pins)), \ + .ctl_reg =3D ctl, \ + .io_reg =3D 0, \ + .intr_cfg_reg =3D 0, \ + .intr_status_reg =3D 0, \ + .mux_bit =3D -1, \ + .pull_bit =3D pull, \ + .drv_bit =3D drv, \ + .oe_bit =3D -1, \ + .in_bit =3D -1, \ + .out_bit =3D -1, \ + .intr_enable_bit =3D -1, \ + .intr_status_bit =3D -1, \ + .intr_target_bit =3D -1, \ + .intr_raw_status_bit =3D -1, \ + .intr_polarity_bit =3D -1, \ + .intr_detection_bit =3D -1, \ + .intr_detection_width =3D -1, \ + } + +#define UFS_RESET(pg_name, ctl, io) \ + { \ + .grp =3D PINCTRL_PINGROUP(#pg_name, \ + pg_name##_pins, \ + ARRAY_SIZE(pg_name##_pins)), \ + .ctl_reg =3D ctl, \ + .io_reg =3D io, \ + .intr_cfg_reg =3D 0, \ + .intr_status_reg =3D 0, \ + .mux_bit =3D -1, \ + .pull_bit =3D 3, \ + .drv_bit =3D 0, \ + .oe_bit =3D -1, \ + .in_bit =3D -1, \ + .out_bit =3D 0, \ + .intr_enable_bit =3D -1, \ + .intr_status_bit =3D -1, \ + .intr_target_bit =3D -1, \ + .intr_raw_status_bit =3D -1, \ + .intr_polarity_bit =3D -1, \ + .intr_detection_bit =3D -1, \ + .intr_detection_width =3D -1, \ + } + +static const struct pinctrl_pin_desc shikra_pins[] =3D { + PINCTRL_PIN(0, "GPIO_0"), + PINCTRL_PIN(1, "GPIO_1"), + PINCTRL_PIN(2, "GPIO_2"), + PINCTRL_PIN(3, "GPIO_3"), + PINCTRL_PIN(4, "GPIO_4"), + PINCTRL_PIN(5, "GPIO_5"), + PINCTRL_PIN(6, "GPIO_6"), + PINCTRL_PIN(7, "GPIO_7"), + PINCTRL_PIN(8, "GPIO_8"), + PINCTRL_PIN(9, "GPIO_9"), + PINCTRL_PIN(10, "GPIO_10"), + PINCTRL_PIN(11, "GPIO_11"), + PINCTRL_PIN(12, "GPIO_12"), + PINCTRL_PIN(13, "GPIO_13"), + PINCTRL_PIN(14, "GPIO_14"), + PINCTRL_PIN(15, "GPIO_15"), + PINCTRL_PIN(16, "GPIO_16"), + PINCTRL_PIN(17, "GPIO_17"), + PINCTRL_PIN(18, "GPIO_18"), + PINCTRL_PIN(19, "GPIO_19"), + PINCTRL_PIN(20, "GPIO_20"), + PINCTRL_PIN(21, "GPIO_21"), + PINCTRL_PIN(22, "GPIO_22"), + PINCTRL_PIN(23, "GPIO_23"), + PINCTRL_PIN(24, "GPIO_24"), + PINCTRL_PIN(25, "GPIO_25"), + PINCTRL_PIN(26, "GPIO_26"), + PINCTRL_PIN(27, "GPIO_27"), + PINCTRL_PIN(28, "GPIO_28"), + PINCTRL_PIN(29, "GPIO_29"), + PINCTRL_PIN(30, "GPIO_30"), + PINCTRL_PIN(31, "GPIO_31"), + PINCTRL_PIN(32, "GPIO_32"), + PINCTRL_PIN(33, "GPIO_33"), + PINCTRL_PIN(34, "GPIO_34"), + PINCTRL_PIN(35, "GPIO_35"), + PINCTRL_PIN(36, "GPIO_36"), + PINCTRL_PIN(37, "GPIO_37"), + PINCTRL_PIN(38, "GPIO_38"), + PINCTRL_PIN(39, "GPIO_39"), + PINCTRL_PIN(40, "GPIO_40"), + PINCTRL_PIN(41, "GPIO_41"), + PINCTRL_PIN(42, "GPIO_42"), + PINCTRL_PIN(43, "GPIO_43"), + PINCTRL_PIN(44, "GPIO_44"), + PINCTRL_PIN(45, "GPIO_45"), + PINCTRL_PIN(46, "GPIO_46"), + PINCTRL_PIN(47, "GPIO_47"), + PINCTRL_PIN(48, "GPIO_48"), + PINCTRL_PIN(49, "GPIO_49"), + PINCTRL_PIN(50, "GPIO_50"), + PINCTRL_PIN(51, "GPIO_51"), + PINCTRL_PIN(52, "GPIO_52"), + PINCTRL_PIN(53, "GPIO_53"), + PINCTRL_PIN(54, "GPIO_54"), + PINCTRL_PIN(55, "GPIO_55"), + PINCTRL_PIN(56, "GPIO_56"), + PINCTRL_PIN(57, "GPIO_57"), + PINCTRL_PIN(58, "GPIO_58"), + PINCTRL_PIN(59, "GPIO_59"), + PINCTRL_PIN(60, "GPIO_60"), + PINCTRL_PIN(61, "GPIO_61"), + PINCTRL_PIN(62, "GPIO_62"), + PINCTRL_PIN(63, "GPIO_63"), + PINCTRL_PIN(64, "GPIO_64"), + PINCTRL_PIN(65, "GPIO_65"), + PINCTRL_PIN(66, "GPIO_66"), + PINCTRL_PIN(67, "GPIO_67"), + PINCTRL_PIN(68, "GPIO_68"), + PINCTRL_PIN(69, "GPIO_69"), + PINCTRL_PIN(70, "GPIO_70"), + PINCTRL_PIN(71, "GPIO_71"), + PINCTRL_PIN(72, "GPIO_72"), + PINCTRL_PIN(73, "GPIO_73"), + PINCTRL_PIN(74, "GPIO_74"), + PINCTRL_PIN(75, "GPIO_75"), + PINCTRL_PIN(76, "GPIO_76"), + PINCTRL_PIN(77, "GPIO_77"), + PINCTRL_PIN(78, "GPIO_78"), + PINCTRL_PIN(79, "GPIO_79"), + PINCTRL_PIN(80, "GPIO_80"), + PINCTRL_PIN(81, "GPIO_81"), + PINCTRL_PIN(82, "GPIO_82"), + PINCTRL_PIN(83, "GPIO_83"), + PINCTRL_PIN(84, "GPIO_84"), + PINCTRL_PIN(85, "GPIO_85"), + PINCTRL_PIN(86, "GPIO_86"), + PINCTRL_PIN(87, "GPIO_87"), + PINCTRL_PIN(88, "GPIO_88"), + PINCTRL_PIN(89, "GPIO_89"), + PINCTRL_PIN(90, "GPIO_90"), + PINCTRL_PIN(91, "GPIO_91"), + PINCTRL_PIN(92, "GPIO_92"), + PINCTRL_PIN(93, "GPIO_93"), + PINCTRL_PIN(94, "GPIO_94"), + PINCTRL_PIN(95, "GPIO_95"), + PINCTRL_PIN(96, "GPIO_96"), + PINCTRL_PIN(97, "GPIO_97"), + PINCTRL_PIN(98, "GPIO_98"), + PINCTRL_PIN(99, "GPIO_99"), + PINCTRL_PIN(100, "GPIO_100"), + PINCTRL_PIN(101, "GPIO_101"), + PINCTRL_PIN(102, "GPIO_102"), + PINCTRL_PIN(103, "GPIO_103"), + PINCTRL_PIN(104, "GPIO_104"), + PINCTRL_PIN(105, "GPIO_105"), + PINCTRL_PIN(106, "GPIO_106"), + PINCTRL_PIN(107, "GPIO_107"), + PINCTRL_PIN(108, "GPIO_108"), + PINCTRL_PIN(109, "GPIO_109"), + PINCTRL_PIN(110, "GPIO_110"), + PINCTRL_PIN(111, "GPIO_111"), + PINCTRL_PIN(112, "GPIO_112"), + PINCTRL_PIN(113, "GPIO_113"), + PINCTRL_PIN(114, "GPIO_114"), + PINCTRL_PIN(115, "GPIO_115"), + PINCTRL_PIN(116, "GPIO_116"), + PINCTRL_PIN(117, "GPIO_117"), + PINCTRL_PIN(118, "GPIO_118"), + PINCTRL_PIN(119, "GPIO_119"), + PINCTRL_PIN(120, "GPIO_120"), + PINCTRL_PIN(121, "GPIO_121"), + PINCTRL_PIN(122, "GPIO_122"), + PINCTRL_PIN(123, "GPIO_123"), + PINCTRL_PIN(124, "GPIO_124"), + PINCTRL_PIN(125, "GPIO_125"), + PINCTRL_PIN(126, "GPIO_126"), + PINCTRL_PIN(127, "GPIO_127"), + PINCTRL_PIN(128, "GPIO_128"), + PINCTRL_PIN(129, "GPIO_129"), + PINCTRL_PIN(130, "GPIO_130"), + PINCTRL_PIN(131, "GPIO_131"), + PINCTRL_PIN(132, "GPIO_132"), + PINCTRL_PIN(133, "GPIO_133"), + PINCTRL_PIN(134, "GPIO_134"), + PINCTRL_PIN(135, "GPIO_135"), + PINCTRL_PIN(136, "GPIO_136"), + PINCTRL_PIN(137, "GPIO_137"), + PINCTRL_PIN(138, "GPIO_138"), + PINCTRL_PIN(139, "GPIO_139"), + PINCTRL_PIN(140, "GPIO_140"), + PINCTRL_PIN(141, "GPIO_141"), + PINCTRL_PIN(142, "GPIO_142"), + PINCTRL_PIN(143, "GPIO_143"), + PINCTRL_PIN(144, "GPIO_144"), + PINCTRL_PIN(145, "GPIO_145"), + PINCTRL_PIN(146, "GPIO_146"), + PINCTRL_PIN(147, "GPIO_147"), + PINCTRL_PIN(148, "GPIO_148"), + PINCTRL_PIN(149, "GPIO_149"), + PINCTRL_PIN(150, "GPIO_150"), + PINCTRL_PIN(151, "GPIO_151"), + PINCTRL_PIN(152, "GPIO_152"), + PINCTRL_PIN(153, "GPIO_153"), + PINCTRL_PIN(154, "GPIO_154"), + PINCTRL_PIN(155, "GPIO_155"), + PINCTRL_PIN(156, "GPIO_156"), + PINCTRL_PIN(157, "GPIO_157"), + PINCTRL_PIN(158, "GPIO_158"), + PINCTRL_PIN(159, "GPIO_159"), + PINCTRL_PIN(160, "GPIO_160"), + PINCTRL_PIN(161, "GPIO_161"), + PINCTRL_PIN(162, "GPIO_162"), + PINCTRL_PIN(163, "GPIO_163"), + PINCTRL_PIN(164, "GPIO_164"), + PINCTRL_PIN(165, "GPIO_165"), + PINCTRL_PIN(166, "SDC1_RCLK"), + PINCTRL_PIN(167, "SDC1_CLK"), + PINCTRL_PIN(168, "SDC1_CMD"), + PINCTRL_PIN(169, "SDC1_DATA"), + PINCTRL_PIN(170, "SDC2_CLK"), + PINCTRL_PIN(171, "SDC2_CMD"), + PINCTRL_PIN(172, "SDC2_DATA"), +}; + +#define DECLARE_MSM_GPIO_PINS(pin) \ + static const unsigned int gpio##pin##_pins[] =3D { pin } +DECLARE_MSM_GPIO_PINS(0); +DECLARE_MSM_GPIO_PINS(1); +DECLARE_MSM_GPIO_PINS(2); +DECLARE_MSM_GPIO_PINS(3); +DECLARE_MSM_GPIO_PINS(4); +DECLARE_MSM_GPIO_PINS(5); +DECLARE_MSM_GPIO_PINS(6); +DECLARE_MSM_GPIO_PINS(7); +DECLARE_MSM_GPIO_PINS(8); +DECLARE_MSM_GPIO_PINS(9); +DECLARE_MSM_GPIO_PINS(10); +DECLARE_MSM_GPIO_PINS(11); +DECLARE_MSM_GPIO_PINS(12); +DECLARE_MSM_GPIO_PINS(13); +DECLARE_MSM_GPIO_PINS(14); +DECLARE_MSM_GPIO_PINS(15); +DECLARE_MSM_GPIO_PINS(16); +DECLARE_MSM_GPIO_PINS(17); +DECLARE_MSM_GPIO_PINS(18); +DECLARE_MSM_GPIO_PINS(19); +DECLARE_MSM_GPIO_PINS(20); +DECLARE_MSM_GPIO_PINS(21); +DECLARE_MSM_GPIO_PINS(22); +DECLARE_MSM_GPIO_PINS(23); +DECLARE_MSM_GPIO_PINS(24); +DECLARE_MSM_GPIO_PINS(25); +DECLARE_MSM_GPIO_PINS(26); +DECLARE_MSM_GPIO_PINS(27); +DECLARE_MSM_GPIO_PINS(28); +DECLARE_MSM_GPIO_PINS(29); +DECLARE_MSM_GPIO_PINS(30); +DECLARE_MSM_GPIO_PINS(31); +DECLARE_MSM_GPIO_PINS(32); +DECLARE_MSM_GPIO_PINS(33); +DECLARE_MSM_GPIO_PINS(34); +DECLARE_MSM_GPIO_PINS(35); +DECLARE_MSM_GPIO_PINS(36); +DECLARE_MSM_GPIO_PINS(37); +DECLARE_MSM_GPIO_PINS(38); +DECLARE_MSM_GPIO_PINS(39); +DECLARE_MSM_GPIO_PINS(40); +DECLARE_MSM_GPIO_PINS(41); +DECLARE_MSM_GPIO_PINS(42); +DECLARE_MSM_GPIO_PINS(43); +DECLARE_MSM_GPIO_PINS(44); +DECLARE_MSM_GPIO_PINS(45); +DECLARE_MSM_GPIO_PINS(46); +DECLARE_MSM_GPIO_PINS(47); +DECLARE_MSM_GPIO_PINS(48); +DECLARE_MSM_GPIO_PINS(49); +DECLARE_MSM_GPIO_PINS(50); +DECLARE_MSM_GPIO_PINS(51); +DECLARE_MSM_GPIO_PINS(52); +DECLARE_MSM_GPIO_PINS(53); +DECLARE_MSM_GPIO_PINS(54); +DECLARE_MSM_GPIO_PINS(55); +DECLARE_MSM_GPIO_PINS(56); +DECLARE_MSM_GPIO_PINS(57); +DECLARE_MSM_GPIO_PINS(58); +DECLARE_MSM_GPIO_PINS(59); +DECLARE_MSM_GPIO_PINS(60); +DECLARE_MSM_GPIO_PINS(61); +DECLARE_MSM_GPIO_PINS(62); +DECLARE_MSM_GPIO_PINS(63); +DECLARE_MSM_GPIO_PINS(64); +DECLARE_MSM_GPIO_PINS(65); +DECLARE_MSM_GPIO_PINS(66); +DECLARE_MSM_GPIO_PINS(67); +DECLARE_MSM_GPIO_PINS(68); +DECLARE_MSM_GPIO_PINS(69); +DECLARE_MSM_GPIO_PINS(70); +DECLARE_MSM_GPIO_PINS(71); +DECLARE_MSM_GPIO_PINS(72); +DECLARE_MSM_GPIO_PINS(73); +DECLARE_MSM_GPIO_PINS(74); +DECLARE_MSM_GPIO_PINS(75); +DECLARE_MSM_GPIO_PINS(76); +DECLARE_MSM_GPIO_PINS(77); +DECLARE_MSM_GPIO_PINS(78); +DECLARE_MSM_GPIO_PINS(79); +DECLARE_MSM_GPIO_PINS(80); +DECLARE_MSM_GPIO_PINS(81); +DECLARE_MSM_GPIO_PINS(82); +DECLARE_MSM_GPIO_PINS(83); +DECLARE_MSM_GPIO_PINS(84); +DECLARE_MSM_GPIO_PINS(85); +DECLARE_MSM_GPIO_PINS(86); +DECLARE_MSM_GPIO_PINS(87); +DECLARE_MSM_GPIO_PINS(88); +DECLARE_MSM_GPIO_PINS(89); +DECLARE_MSM_GPIO_PINS(90); +DECLARE_MSM_GPIO_PINS(91); +DECLARE_MSM_GPIO_PINS(92); +DECLARE_MSM_GPIO_PINS(93); +DECLARE_MSM_GPIO_PINS(94); +DECLARE_MSM_GPIO_PINS(95); +DECLARE_MSM_GPIO_PINS(96); +DECLARE_MSM_GPIO_PINS(97); +DECLARE_MSM_GPIO_PINS(98); +DECLARE_MSM_GPIO_PINS(99); +DECLARE_MSM_GPIO_PINS(100); +DECLARE_MSM_GPIO_PINS(101); +DECLARE_MSM_GPIO_PINS(102); +DECLARE_MSM_GPIO_PINS(103); +DECLARE_MSM_GPIO_PINS(104); +DECLARE_MSM_GPIO_PINS(105); +DECLARE_MSM_GPIO_PINS(106); +DECLARE_MSM_GPIO_PINS(107); +DECLARE_MSM_GPIO_PINS(108); +DECLARE_MSM_GPIO_PINS(109); +DECLARE_MSM_GPIO_PINS(110); +DECLARE_MSM_GPIO_PINS(111); +DECLARE_MSM_GPIO_PINS(112); +DECLARE_MSM_GPIO_PINS(113); +DECLARE_MSM_GPIO_PINS(114); +DECLARE_MSM_GPIO_PINS(115); +DECLARE_MSM_GPIO_PINS(116); +DECLARE_MSM_GPIO_PINS(117); +DECLARE_MSM_GPIO_PINS(118); +DECLARE_MSM_GPIO_PINS(119); +DECLARE_MSM_GPIO_PINS(120); +DECLARE_MSM_GPIO_PINS(121); +DECLARE_MSM_GPIO_PINS(122); +DECLARE_MSM_GPIO_PINS(123); +DECLARE_MSM_GPIO_PINS(124); +DECLARE_MSM_GPIO_PINS(125); +DECLARE_MSM_GPIO_PINS(126); +DECLARE_MSM_GPIO_PINS(127); +DECLARE_MSM_GPIO_PINS(128); +DECLARE_MSM_GPIO_PINS(129); +DECLARE_MSM_GPIO_PINS(130); +DECLARE_MSM_GPIO_PINS(131); +DECLARE_MSM_GPIO_PINS(132); +DECLARE_MSM_GPIO_PINS(133); +DECLARE_MSM_GPIO_PINS(134); +DECLARE_MSM_GPIO_PINS(135); +DECLARE_MSM_GPIO_PINS(136); +DECLARE_MSM_GPIO_PINS(137); +DECLARE_MSM_GPIO_PINS(138); +DECLARE_MSM_GPIO_PINS(139); +DECLARE_MSM_GPIO_PINS(140); +DECLARE_MSM_GPIO_PINS(141); +DECLARE_MSM_GPIO_PINS(142); +DECLARE_MSM_GPIO_PINS(143); +DECLARE_MSM_GPIO_PINS(144); +DECLARE_MSM_GPIO_PINS(145); +DECLARE_MSM_GPIO_PINS(146); +DECLARE_MSM_GPIO_PINS(147); +DECLARE_MSM_GPIO_PINS(148); +DECLARE_MSM_GPIO_PINS(149); +DECLARE_MSM_GPIO_PINS(150); +DECLARE_MSM_GPIO_PINS(151); +DECLARE_MSM_GPIO_PINS(152); +DECLARE_MSM_GPIO_PINS(153); +DECLARE_MSM_GPIO_PINS(154); +DECLARE_MSM_GPIO_PINS(155); +DECLARE_MSM_GPIO_PINS(156); +DECLARE_MSM_GPIO_PINS(157); +DECLARE_MSM_GPIO_PINS(158); +DECLARE_MSM_GPIO_PINS(159); +DECLARE_MSM_GPIO_PINS(160); +DECLARE_MSM_GPIO_PINS(161); +DECLARE_MSM_GPIO_PINS(162); +DECLARE_MSM_GPIO_PINS(163); +DECLARE_MSM_GPIO_PINS(164); +DECLARE_MSM_GPIO_PINS(165); + +static const unsigned int sdc1_rclk_pins[] =3D { 166 }; +static const unsigned int sdc1_clk_pins[] =3D { 167 }; +static const unsigned int sdc1_cmd_pins[] =3D { 168 }; +static const unsigned int sdc1_data_pins[] =3D { 169 }; +static const unsigned int sdc2_clk_pins[] =3D { 170 }; +static const unsigned int sdc2_cmd_pins[] =3D { 171 }; +static const unsigned int sdc2_data_pins[] =3D { 172 }; + +enum shikra_functions { + msm_mux_gpio, + msm_mux_agera_pll, + msm_mux_atest_bbrx, + msm_mux_atest_char, + msm_mux_atest_gpsadc, + msm_mux_atest_tsens, + msm_mux_atest_usb, + msm_mux_cam_mclk, + msm_mux_cci_async, + msm_mux_cci_i2c0, + msm_mux_cci_i2c1, + msm_mux_cci_timer, + msm_mux_char_exec, + msm_mux_cri_trng, + msm_mux_dac_calib, + msm_mux_dbg_out_clk, + msm_mux_ddr_bist, + msm_mux_ddr_pxi, + msm_mux_dmic, + msm_mux_emac_dll, + msm_mux_emac_mcg, + msm_mux_emac_phy, + msm_mux_emac0_ptp_aux, + msm_mux_emac0_ptp_pps, + msm_mux_emac1_ptp_aux, + msm_mux_emac1_ptp_pps, + msm_mux_ext_mclk, + msm_mux_gcc_gp, + msm_mux_gsm0_tx, + msm_mux_i2s0, + msm_mux_i2s1, + msm_mux_i2s2, + msm_mux_i2s3, + msm_mux_jitter_bist, + msm_mux_m_voc, + msm_mux_mdp_vsync_e, + msm_mux_mdp_vsync_out0, + msm_mux_mdp_vsync_out1, + msm_mux_mdp_vsync_p, + msm_mux_mdp_vsync_s, + msm_mux_mpm_pwr, + msm_mux_mss_lte, + msm_mux_nav_gpio, + msm_mux_pa_indicator_or, + msm_mux_pbs_in, + msm_mux_pbs_out, + msm_mux_pcie0_clk_req_n, + msm_mux_phase_flag, + msm_mux_pll, + msm_mux_prng_rosc, + msm_mux_pwm, + msm_mux_qdss_cti, + msm_mux_qup0_se0, + msm_mux_qup0_se1, + msm_mux_qup0_se1_01, + msm_mux_qup0_se1_23, + msm_mux_qup0_se2, + msm_mux_qup0_se3_01, + msm_mux_qup0_se3_23, + msm_mux_qup0_se4_01, + msm_mux_qup0_se4_23, + msm_mux_qup0_se5, + msm_mux_qup0_se6, + msm_mux_qup0_se7_01, + msm_mux_qup0_se7_23, + msm_mux_qup0_se8, + msm_mux_qup0_se9, + msm_mux_qup0_se9_01, + msm_mux_qup0_se9_23, + msm_mux_rgmii, + msm_mux_sd_write_protect, + msm_mux_sdc_cdc, + msm_mux_sdc_tb_trig, + msm_mux_ssbi_wtr, + msm_mux_swr0_rx, + msm_mux_swr0_tx, + msm_mux_tgu_ch_trigout, + msm_mux_tsc_async, + msm_mux_tsense_pwm, + msm_mux_uim1, + msm_mux_uim2, + msm_mux_unused_adsp, + msm_mux_unused_gsm1, + msm_mux_usb0_phy_ps, + msm_mux_vfr, + msm_mux_vsense_trigger_mirnat, + msm_mux_wlan, + msm_mux__, +}; + +static const char *const gpio_groups[] =3D { + "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", + "gpio6", "gpio7", "gpio8", "gpio9", "gpio10", "gpio11", + "gpio12", "gpio13", "gpio14", "gpio15", "gpio16", "gpio17", + "gpio18", "gpio19", "gpio20", "gpio21", "gpio22", "gpio23", + "gpio24", "gpio25", "gpio26", "gpio27", "gpio28", "gpio29", + "gpio30", "gpio31", "gpio32", "gpio33", "gpio34", "gpio35", + "gpio36", "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", + "gpio42", "gpio43", "gpio44", "gpio45", "gpio46", "gpio47", + "gpio48", "gpio49", "gpio50", "gpio51", "gpio52", "gpio53", + "gpio54", "gpio55", "gpio56", "gpio57", "gpio58", "gpio59", + "gpio60", "gpio61", "gpio62", "gpio63", "gpio64", "gpio65", + "gpio66", "gpio67", "gpio68", "gpio69", "gpio70", "gpio71", + "gpio72", "gpio73", "gpio74", "gpio75", "gpio76", "gpio77", + "gpio78", "gpio79", "gpio80", "gpio81", "gpio82", "gpio83", + "gpio84", "gpio85", "gpio86", "gpio87", "gpio88", "gpio89", + "gpio90", "gpio91", "gpio92", "gpio93", "gpio94", "gpio95", + "gpio96", "gpio97", "gpio98", "gpio99", "gpio100", "gpio101", + "gpio102", "gpio103", "gpio104", "gpio105", "gpio106", "gpio107", + "gpio108", "gpio109", "gpio110", "gpio111", "gpio112", "gpio113", + "gpio114", "gpio115", "gpio116", "gpio117", "gpio118", "gpio119", + "gpio120", "gpio121", "gpio122", "gpio123", "gpio124", "gpio125", + "gpio126", "gpio127", "gpio128", "gpio129", "gpio130", "gpio131", + "gpio132", "gpio133", "gpio134", "gpio135", "gpio136", "gpio137", + "gpio138", "gpio139", "gpio140", "gpio141", "gpio142", "gpio143", + "gpio144", "gpio145", "gpio146", "gpio147", "gpio148", "gpio149", + "gpio150", "gpio151", "gpio152", "gpio153", "gpio154", "gpio155", + "gpio156", "gpio157", "gpio158", "gpio159", "gpio160", "gpio161", + "gpio162", "gpio163", "gpio164", "gpio165", +}; + +static const char *const agera_pll_groups[] =3D { + "gpio22", "gpio23", +}; + +static const char *const atest_bbrx_groups[] =3D { + "gpio58", "gpio59", +}; + +static const char *const atest_char_groups[] =3D { + "gpio56", "gpio57", "gpio54", "gpio55", "gpio62", +}; + +static const char *const atest_gpsadc_groups[] =3D { + "gpio60", "gpio96", +}; + +static const char *const atest_tsens_groups[] =3D { + "gpio1", "gpio2", +}; + +static const char *const atest_usb_groups[] =3D { + "gpio53", "gpio58", "gpio59", "gpio60", "gpio61", "gpio96", + "gpio98", "gpio99", "gpio100", "gpio101", +}; + +static const char *const cam_mclk_groups[] =3D { + "gpio34", "gpio35", "gpio96", "gpio98", +}; + +static const char *const cci_async_groups[] =3D { + "gpio39", +}; + +static const char *const cci_i2c0_groups[] =3D { + "gpio36", "gpio37", +}; + +static const char *const cci_i2c1_groups[] =3D { + "gpio41", "gpio42", +}; + +static const char *const cci_timer_groups[] =3D { + "gpio38", "gpio40", "gpio43", "gpio47", +}; + +static const char *const char_exec_groups[] =3D { + "gpio12", "gpio13", +}; + +static const char *const cri_trng_groups[] =3D { + "gpio6", "gpio7", "gpio20", +}; + +static const char *const dac_calib_groups[] =3D { + "gpio3", "gpio4", "gpio5", "gpio6", "gpio7", "gpio8", + "gpio9", "gpio14", "gpio15", "gpio16", "gpio17", "gpio18", + "gpio19", "gpio63", "gpio64", "gpio66", "gpio68", "gpio69", + "gpio70", "gpio88", "gpio89", "gpio90", "gpio97", "gpio116", + "gpio117", "gpio118", +}; + +static const char *const dbg_out_clk_groups[] =3D { + "gpio61", +}; + +static const char *const ddr_bist_groups[] =3D { + "gpio1", "gpio2", "gpio3", "gpio4", +}; + +static const char *const ddr_pxi_groups[] =3D { + "gpio98", "gpio99", "gpio100", "gpio101", +}; + +static const char *const dmic_groups[] =3D { + "gpio96", "gpio97", "gpio98", "gpio99", +}; + +static const char *const emac_dll_groups[] =3D { + "gpio58", "gpio59", "gpio60", "gpio61", +}; + +static const char *const emac_mcg_groups[] =3D { + "gpio28", "gpio29", "gpio40", "gpio43", "gpio44", "gpio45", + "gpio46", "gpio47", +}; + +static const char *const emac_phy_groups[] =3D { + "gpio120", "gpio136", +}; + +static const char *const emac0_ptp_aux_groups[] =3D { + "gpio60", "gpio63", "gpio69", "gpio85", +}; + +static const char *const emac0_ptp_pps_groups[] =3D { + "gpio60", "gpio63", "gpio69", "gpio85", +}; + +static const char *const emac1_ptp_aux_groups[] =3D { + "gpio31", "gpio33", "gpio60", "gpio68", +}; + +static const char *const emac1_ptp_pps_groups[] =3D { + "gpio31", "gpio33", "gpio60", "gpio68", +}; + +static const char *const ext_mclk_groups[] =3D { + "gpio103", "gpio104", "gpio110", "gpio114", +}; + +static const char *const gcc_gp_groups[] =3D { + "gpio45", "gpio53", "gpio61", "gpio88", "gpio89", "gpio110", +}; + +static const char *const gsm0_tx_groups[] =3D { + "gpio75", +}; + +static const char *const i2s0_groups[] =3D { + "gpio105", "gpio106", "gpio107", "gpio108", "gpio109", "gpio110", +}; + +static const char *const i2s1_groups[] =3D { + "gpio96", "gpio97", "gpio98", "gpio99", +}; + +static const char *const i2s2_groups[] =3D { + "gpio100", "gpio101", "gpio102", "gpio103", +}; + +static const char *const i2s3_groups[] =3D { + "gpio111", "gpio112", "gpio113", "gpio114", +}; + +static const char *const jitter_bist_groups[] =3D { + "gpio96", "gpio99", +}; + +static const char *const m_voc_groups[] =3D { + "gpio0", +}; + +static const char *const mdp_vsync_e_groups[] =3D { + "gpio94", +}; + +static const char *const mdp_vsync_out0_groups[] =3D { + "gpio86", +}; + +static const char *const mdp_vsync_out1_groups[] =3D { + "gpio86", +}; + +static const char *const mdp_vsync_p_groups[] =3D { + "gpio86", +}; + +static const char *const mdp_vsync_s_groups[] =3D { + "gpio95", +}; + +static const char *const mpm_pwr_groups[] =3D { + "gpio1", +}; + +static const char *const mss_lte_groups[] =3D { + "gpio115", "gpio116", +}; + +static const char *const nav_gpio_groups[] =3D { + "gpio53", "gpio58", "gpio63", "gpio71", "gpio91", "gpio92", + "gpio95", "gpio100", "gpio101", "gpio104", +}; + +static const char *const pa_indicator_or_groups[] =3D { + "gpio61", +}; + +static const char *const pbs_in_groups[] =3D { + "gpio48", "gpio49", "gpio50", "gpio51", "gpio53", "gpio54", + "gpio55", "gpio56", "gpio57", "gpio58", "gpio59", "gpio60", + "gpio61", "gpio62", "gpio63", "gpio74", +}; + +static const char *const pbs_out_groups[] =3D { + "gpio22", "gpio23", "gpio24", +}; + +static const char *const pcie0_clk_req_n_groups[] =3D { + "gpio117", +}; + +static const char *const phase_flag_groups[] =3D { + "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", + "gpio6", "gpio7", "gpio8", "gpio9", "gpio11", "gpio16", + "gpio17", "gpio28", "gpio29", "gpio30", "gpio31", "gpio48", + "gpio49", "gpio50", "gpio54", "gpio55", "gpio56", "gpio57", + "gpio62", "gpio63", "gpio64", "gpio69", "gpio70", "gpio71", + "gpio72", "gpio74", "gpio102", +}; + +static const char *const pll_groups[] =3D { + "gpio14", "gpio22", "gpio43", "gpio44", "gpio74", "gpio76", +}; + +static const char *const prng_rosc_groups[] =3D { + "gpio27", "gpio28", +}; + +static const char *const pwm_groups[] =3D { + "gpio32", "gpio40", "gpio45", "gpio53", "gpio54", "gpio55", + "gpio56", "gpio57", "gpio58", "gpio61", "gpio62", "gpio68", + "gpio77", "gpio79", "gpio80", "gpio87", "gpio102" +}; + +static const char *const qdss_cti_groups[] =3D { + "gpio28", "gpio29", "gpio30", "gpio31", "gpio94", "gpio95", +}; + +static const char *const qup0_se0_groups[] =3D { + "gpio0", "gpio1", "gpio2", "gpio3", +}; + +static const char *const qup0_se1_groups[] =3D { + "gpio28", "gpio29", +}; + +static const char *const qup0_se1_01_groups[] =3D { + "gpio4", "gpio5", +}; + +static const char *const qup0_se1_23_groups[] =3D { + "gpio4", "gpio5", +}; + +static const char *const qup0_se2_groups[] =3D { + "gpio6", "gpio7", "gpio8", "gpio9", "gpio30", "gpio31", +}; + +static const char *const qup0_se3_01_groups[] =3D { + "gpio10", "gpio11", +}; + +static const char *const qup0_se3_23_groups[] =3D { + "gpio10", "gpio11", +}; + +static const char *const qup0_se4_01_groups[] =3D { + "gpio12", "gpio13", +}; + +static const char *const qup0_se4_23_groups[] =3D { + "gpio12", "gpio13", +}; + +static const char *const qup0_se5_groups[] =3D { + "gpio14", "gpio15", "gpio16", "gpio17", +}; + +static const char *const qup0_se6_groups[] =3D { + "gpio18", "gpio19", "gpio28", "gpio29", "gpio30", "gpio31", +}; + +static const char *const qup0_se7_01_groups[] =3D { + "gpio20", "gpio21", +}; + +static const char *const qup0_se7_23_groups[] =3D { + "gpio20", "gpio21", +}; + +static const char *const qup0_se8_groups[] =3D { + "gpio22", "gpio23", "gpio24", "gpio25", +}; + +static const char *const qup0_se9_groups[] =3D { + "gpio48", "gpio49", "gpio50", "gpio51", +}; + +static const char *const qup0_se9_01_groups[] =3D { + "gpio26", "gpio27", +}; + +static const char *const qup0_se9_23_groups[] =3D { + "gpio26", "gpio27", +}; + +static const char *const rgmii_groups[] =3D { + "gpio121", "gpio122", "gpio123", "gpio124", "gpio125", "gpio126", + "gpio127", "gpio128", "gpio129", "gpio130", "gpio131", "gpio132", + "gpio133", "gpio134", "gpio137", "gpio138", "gpio139", "gpio140", + "gpio141", "gpio142", "gpio143", "gpio144", "gpio145", "gpio146", + "gpio147", "gpio148", "gpio149", "gpio150", +}; + +static const char *const sd_write_protect_groups[] =3D { + "gpio109", +}; + +static const char *const sdc_cdc_groups[] =3D { + "gpio98", "gpio99", "gpio100", "gpio101", +}; + +static const char *const sdc_tb_trig_groups[] =3D { + "gpio32", "gpio33", +}; + +static const char *const ssbi_wtr_groups[] =3D { + "gpio68", "gpio69", "gpio70", "gpio71", +}; + +static const char *const swr0_rx_groups[] =3D { + "gpio107", "gpio108", "gpio109", +}; + +static const char *const swr0_tx_groups[] =3D { + "gpio105", "gpio106", +}; + +static const char *const tgu_ch_trigout_groups[] =3D { + "gpio14", "gpio15", "gpio16", "gpio17", +}; + +static const char *const tsc_async_groups[] =3D { + "gpio45", "gpio46", +}; + +static const char *const tsense_pwm_groups[] =3D { + "gpio21", +}; + +static const char *const uim1_groups[] =3D { + "gpio81", "gpio82", "gpio83", "gpio84", +}; + +static const char *const uim2_groups[] =3D { + "gpio77", "gpio78", "gpio79", "gpio80", +}; + +static const char *const unused_adsp_groups[] =3D { + "gpio35", +}; + +static const char *const unused_gsm1_groups[] =3D { + "gpio64", +}; + +static const char *const usb0_phy_ps_groups[] =3D { + "gpio90", +}; + +static const char *const vfr_groups[] =3D { + "gpio59", +}; + +static const char *const vsense_trigger_mirnat_groups[] =3D { + "gpio58", +}; + +static const char *const wlan_groups[] =3D { + "gpio14", "gpio15", +}; + +static const struct pinfunction shikra_functions[] =3D { + MSM_GPIO_PIN_FUNCTION(gpio), + MSM_PIN_FUNCTION(agera_pll), + MSM_PIN_FUNCTION(atest_bbrx), + MSM_PIN_FUNCTION(atest_char), + MSM_PIN_FUNCTION(atest_gpsadc), + MSM_PIN_FUNCTION(atest_tsens), + MSM_PIN_FUNCTION(atest_usb), + MSM_PIN_FUNCTION(cam_mclk), + MSM_PIN_FUNCTION(cci_async), + MSM_PIN_FUNCTION(cci_i2c0), + MSM_PIN_FUNCTION(cci_i2c1), + MSM_PIN_FUNCTION(cci_timer), + MSM_PIN_FUNCTION(char_exec), + MSM_PIN_FUNCTION(cri_trng), + MSM_PIN_FUNCTION(dac_calib), + MSM_PIN_FUNCTION(dbg_out_clk), + MSM_PIN_FUNCTION(ddr_bist), + MSM_PIN_FUNCTION(ddr_pxi), + MSM_PIN_FUNCTION(dmic), + MSM_PIN_FUNCTION(emac_dll), + MSM_PIN_FUNCTION(emac_mcg), + MSM_PIN_FUNCTION(emac_phy), + MSM_PIN_FUNCTION(emac0_ptp_aux), + MSM_PIN_FUNCTION(emac0_ptp_pps), + MSM_PIN_FUNCTION(emac1_ptp_aux), + MSM_PIN_FUNCTION(emac1_ptp_pps), + MSM_PIN_FUNCTION(ext_mclk), + MSM_PIN_FUNCTION(gcc_gp), + MSM_PIN_FUNCTION(gsm0_tx), + MSM_PIN_FUNCTION(i2s0), + MSM_PIN_FUNCTION(i2s1), + MSM_PIN_FUNCTION(i2s2), + MSM_PIN_FUNCTION(i2s3), + MSM_PIN_FUNCTION(jitter_bist), + MSM_PIN_FUNCTION(m_voc), + MSM_PIN_FUNCTION(mdp_vsync_e), + MSM_PIN_FUNCTION(mdp_vsync_out0), + MSM_PIN_FUNCTION(mdp_vsync_out1), + MSM_PIN_FUNCTION(mdp_vsync_p), + MSM_PIN_FUNCTION(mdp_vsync_s), + MSM_PIN_FUNCTION(mpm_pwr), + MSM_PIN_FUNCTION(mss_lte), + MSM_PIN_FUNCTION(nav_gpio), + MSM_PIN_FUNCTION(pa_indicator_or), + MSM_PIN_FUNCTION(pbs_in), + MSM_PIN_FUNCTION(pbs_out), + MSM_PIN_FUNCTION(pcie0_clk_req_n), + MSM_PIN_FUNCTION(phase_flag), + MSM_PIN_FUNCTION(pll), + MSM_PIN_FUNCTION(prng_rosc), + MSM_PIN_FUNCTION(pwm), + MSM_PIN_FUNCTION(qdss_cti), + MSM_PIN_FUNCTION(qup0_se0), + MSM_PIN_FUNCTION(qup0_se1), + MSM_PIN_FUNCTION(qup0_se1_01), + MSM_PIN_FUNCTION(qup0_se1_23), + MSM_PIN_FUNCTION(qup0_se2), + MSM_PIN_FUNCTION(qup0_se3_01), + MSM_PIN_FUNCTION(qup0_se3_23), + MSM_PIN_FUNCTION(qup0_se4_01), + MSM_PIN_FUNCTION(qup0_se4_23), + MSM_PIN_FUNCTION(qup0_se5), + MSM_PIN_FUNCTION(qup0_se6), + MSM_PIN_FUNCTION(qup0_se7_01), + MSM_PIN_FUNCTION(qup0_se7_23), + MSM_PIN_FUNCTION(qup0_se8), + MSM_PIN_FUNCTION(qup0_se9), + MSM_PIN_FUNCTION(qup0_se9_01), + MSM_PIN_FUNCTION(qup0_se9_23), + MSM_PIN_FUNCTION(rgmii), + MSM_PIN_FUNCTION(sd_write_protect), + MSM_PIN_FUNCTION(sdc_cdc), + MSM_PIN_FUNCTION(sdc_tb_trig), + MSM_PIN_FUNCTION(ssbi_wtr), + MSM_PIN_FUNCTION(swr0_rx), + MSM_PIN_FUNCTION(swr0_tx), + MSM_PIN_FUNCTION(tgu_ch_trigout), + MSM_PIN_FUNCTION(tsc_async), + MSM_PIN_FUNCTION(tsense_pwm), + MSM_PIN_FUNCTION(uim1), + MSM_PIN_FUNCTION(uim2), + MSM_PIN_FUNCTION(unused_adsp), + MSM_PIN_FUNCTION(unused_gsm1), + MSM_PIN_FUNCTION(usb0_phy_ps), + MSM_PIN_FUNCTION(vfr), + MSM_PIN_FUNCTION(vsense_trigger_mirnat), + MSM_PIN_FUNCTION(wlan), +}; + +static const struct msm_pingroup shikra_groups[] =3D { + [0] =3D PINGROUP(0, qup0_se0, m_voc, _, phase_flag, _, _, _, _, _, _, _), + [1] =3D PINGROUP(1, qup0_se0, mpm_pwr, ddr_bist, _, phase_flag, atest_tse= ns, _, _, _, _, _), + [2] =3D PINGROUP(2, qup0_se0, ddr_bist, _, phase_flag, atest_tsens, _, _,= _, _, _, _), + [3] =3D PINGROUP(3, qup0_se0, ddr_bist, _, phase_flag, dac_calib, _, _, _= , _, _, _), + [4] =3D PINGROUP(4, qup0_se1_23, qup0_se1_01, ddr_bist, _, phase_flag, da= c_calib, _, _, _, + _, _), + [5] =3D PINGROUP(5, qup0_se1_23, qup0_se1_01, _, phase_flag, dac_calib, _= , _, _, _, _, _), + [6] =3D PINGROUP(6, qup0_se2, cri_trng, _, phase_flag, dac_calib, _, _, _= , _, _, _), + [7] =3D PINGROUP(7, qup0_se2, cri_trng, _, phase_flag, dac_calib, _, _, _= , _, _, _), + [8] =3D PINGROUP(8, qup0_se2, _, phase_flag, dac_calib, _, _, _, _, _, _,= _), + [9] =3D PINGROUP(9, qup0_se2, _, phase_flag, dac_calib, _, _, _, _, _, _,= _), + [10] =3D PINGROUP(10, qup0_se3_01, qup0_se3_23, _, _, _, _, _, _, _, _, _= ), + [11] =3D PINGROUP(11, qup0_se3_01, qup0_se3_23, _, phase_flag, _, _, _, _= , _, _, _), + [12] =3D PINGROUP(12, qup0_se4_01, qup0_se4_23, char_exec, _, _, _, _, _,= _, _, _), + [13] =3D PINGROUP(13, qup0_se4_01, qup0_se4_23, char_exec, _, _, _, _, _,= _, _, _), + [14] =3D PINGROUP(14, qup0_se5, pll, tgu_ch_trigout, dac_calib, wlan, _, = _, _, _, _, _), + [15] =3D PINGROUP(15, qup0_se5, tgu_ch_trigout, _, dac_calib, wlan, _, _,= _, _, _, _), + [16] =3D PINGROUP(16, qup0_se5, tgu_ch_trigout, _, phase_flag, dac_calib,= _, _, _, _, _, _), + [17] =3D PINGROUP(17, qup0_se5, tgu_ch_trigout, _, phase_flag, dac_calib,= _, _, _, _, _, _), + [18] =3D PINGROUP(18, qup0_se6, dac_calib, _, _, _, _, _, _, _, _, _), + [19] =3D PINGROUP(19, qup0_se6, dac_calib, _, _, _, _, _, _, _, _, _), + [20] =3D PINGROUP(20, qup0_se7_01, qup0_se7_23, cri_trng, _, _, _, _, _, = _, _, _), + [21] =3D PINGROUP(21, qup0_se7_01, qup0_se7_23, tsense_pwm, _, _, _, _, _= , _, _, _), + [22] =3D PINGROUP(22, qup0_se8, pll, agera_pll, pbs_out, _, _, _, _, _, _= , _), + [23] =3D PINGROUP(23, qup0_se8, agera_pll, pbs_out, _, _, _, _, _, _, _, = _), + [24] =3D PINGROUP(24, qup0_se8, pbs_out, _, _, _, _, _, _, _, _, _), + [25] =3D PINGROUP(25, qup0_se8, _, _, _, _, _, _, _, _, _, _), + [26] =3D PINGROUP(26, qup0_se9_23, qup0_se9_01, _, _, _, _, _, _, _, _, _= ), + [27] =3D PINGROUP(27, qup0_se9_23, qup0_se9_01, prng_rosc, _, _, _, _, _,= _, _, _), + [28] =3D PINGROUP(28, qup0_se1, qup0_se6, emac_mcg, prng_rosc, _, phase_f= lag, qdss_cti, + _, _, _, _), + [29] =3D PINGROUP(29, qup0_se1, qup0_se6, emac_mcg, _, phase_flag, qdss_c= ti, _, _, _, _, _), + [30] =3D PINGROUP(30, qup0_se2, qup0_se6, _, phase_flag, qdss_cti, _, _, = _, _, _, _), + [31] =3D PINGROUP(31, qup0_se2, qup0_se6, emac1_ptp_aux, emac1_ptp_pps, _= , phase_flag, + qdss_cti, _, _, _, _), + [32] =3D PINGROUP(32, pwm, sdc_tb_trig, _, _, _, _, _, _, _, _, _), + [33] =3D PINGROUP(33, emac1_ptp_aux, emac1_ptp_pps, sdc_tb_trig, _, _, _,= _, _, _, _, _), + [34] =3D PINGROUP(34, cam_mclk, _, _, _, _, _, _, _, _, _, _), + [35] =3D PINGROUP(35, cam_mclk, unused_adsp, _, _, _, _, _, _, _, _, _), + [36] =3D PINGROUP(36, cci_i2c0, _, _, _, _, _, _, _, _, _, _), + [37] =3D PINGROUP(37, cci_i2c0, _, _, _, _, _, _, _, _, _, _), + [38] =3D PINGROUP(38, cci_timer, _, _, _, _, _, _, _, _, _, _), + [39] =3D PINGROUP(39, cci_async, _, _, _, _, _, _, _, _, _, _), + [40] =3D PINGROUP(40, cci_timer, emac_mcg, pwm, _, _, _, _, _, _, _, _), + [41] =3D PINGROUP(41, cci_i2c1, _, _, _, _, _, _, _, _, _, _), + [42] =3D PINGROUP(42, cci_i2c1, _, _, _, _, _, _, _, _, _, _), + [43] =3D PINGROUP(43, cci_timer, emac_mcg, pll, _, _, _, _, _, _, _, _), + [44] =3D PINGROUP(44, emac_mcg, pll, _, _, _, _, _, _, _, _, _), + [45] =3D PINGROUP(45, tsc_async, emac_mcg, pwm, gcc_gp, _, _, _, _, _, _,= _), + [46] =3D PINGROUP(46, tsc_async, emac_mcg, _, _, _, _, _, _, _, _, _), + [47] =3D PINGROUP(47, cci_timer, emac_mcg, _, _, _, _, _, _, _, _, _), + [48] =3D PINGROUP(48, _, qup0_se9, _, _, pbs_in, phase_flag, _, _, _, _, = _), + [49] =3D PINGROUP(49, _, qup0_se9, _, _, pbs_in, phase_flag, _, _, _, _, = _), + [50] =3D PINGROUP(50, _, qup0_se9, _, _, pbs_in, phase_flag, _, _, _, _, = _), + [51] =3D PINGROUP(51, _, qup0_se9, pbs_in, _, _, _, _, _, _, _, _), + [52] =3D PINGROUP(52, _, _, _, _, _, _, _, _, _, _, _), + [53] =3D PINGROUP(53, _, nav_gpio, gcc_gp, pwm, _, pbs_in, atest_usb, _, = _, _, _), + [54] =3D PINGROUP(54, _, pwm, _, pbs_in, phase_flag, atest_char, _, _, _,= _, _), + [55] =3D PINGROUP(55, _, pwm, _, pbs_in, phase_flag, atest_char, _, _, _,= _, _), + [56] =3D PINGROUP(56, _, pwm, _, pbs_in, phase_flag, atest_char, _, _, _,= _, _), + [57] =3D PINGROUP(57, _, pwm, _, pbs_in, phase_flag, atest_char, _, _, _,= _, _), + [58] =3D PINGROUP(58, _, nav_gpio, pwm, _, pbs_in, atest_bbrx, atest_usb, + vsense_trigger_mirnat, emac_dll, _, _), + [59] =3D PINGROUP(59, _, vfr, _, pbs_in, atest_bbrx, atest_usb, emac_dll,= _, _, _, _), + [60] =3D PINGROUP(60, _, emac1_ptp_aux, emac1_ptp_pps, emac0_ptp_aux, ema= c0_ptp_pps, _, + pbs_in, atest_gpsadc, atest_usb, emac_dll, _), + [61] =3D PINGROUP(61, _, pwm, gcc_gp, pa_indicator_or, dbg_out_clk, pbs_i= n, atest_usb, + emac_dll, _, _, _), + [62] =3D PINGROUP(62, _, pwm, _, pbs_in, phase_flag, atest_char, _, _, _,= _, _), + [63] =3D PINGROUP(63, _, nav_gpio, emac0_ptp_aux, emac0_ptp_pps, _, pbs_i= n, phase_flag, + dac_calib, _, _, _), + [64] =3D PINGROUP(64, _, unused_gsm1, dac_calib, _, _, _, _, _, _, _, _), + [65] =3D PINGROUP(65, _, _, _, _, _, _, _, _, _, _, _), + [66] =3D PINGROUP(66, _, dac_calib, _, _, _, _, _, _, _, _, _), + [67] =3D PINGROUP(67, _, _, _, _, _, _, _, _, _, _, _), + [68] =3D PINGROUP(68, _, ssbi_wtr, emac1_ptp_aux, emac1_ptp_pps, pwm, dac= _calib, _, _, _, + _, _), + [69] =3D PINGROUP(69, _, ssbi_wtr, emac0_ptp_aux, emac0_ptp_pps, _, phase= _flag, dac_calib, + _, _, _, _), + [70] =3D PINGROUP(70, _, ssbi_wtr, _, phase_flag, dac_calib, _, _, _, _, = _, _), + [71] =3D PINGROUP(71, _, ssbi_wtr, nav_gpio, _, phase_flag, _, _, _, _, _= , _), + [72] =3D PINGROUP(72, _, _, phase_flag, _, _, _, _, _, _, _, _), + [73] =3D PINGROUP(73, _, _, _, _, _, _, _, _, _, _, _), + [74] =3D PINGROUP(74, pll, _, pbs_in, phase_flag, _, _, _, _, _, _, _), + [75] =3D PINGROUP(75, gsm0_tx, _, _, _, _, _, _, _, _, _, _), + [76] =3D PINGROUP(76, pll, _, _, _, _, _, _, _, _, _, _), + [77] =3D PINGROUP(77, uim2, pwm, _, _, _, _, _, _, _, _, _), + [78] =3D PINGROUP(78, uim2, _, _, _, _, _, _, _, _, _, _), + [79] =3D PINGROUP(79, uim2, pwm, _, _, _, _, _, _, _, _, _), + [80] =3D PINGROUP(80, uim2, pwm, _, _, _, _, _, _, _, _, _), + [81] =3D PINGROUP(81, uim1, _, _, _, _, _, _, _, _, _, _), + [82] =3D PINGROUP(82, uim1, _, _, _, _, _, _, _, _, _, _), + [83] =3D PINGROUP(83, uim1, _, _, _, _, _, _, _, _, _, _), + [84] =3D PINGROUP(84, uim1, _, _, _, _, _, _, _, _, _, _), + [85] =3D PINGROUP(85, emac0_ptp_aux, emac0_ptp_pps, _, _, _, _, _, _, _, = _, _), + [86] =3D PINGROUP(86, mdp_vsync_p, mdp_vsync_out0, mdp_vsync_out1, _, _, = _, _, _, _, _, _), + [87] =3D PINGROUP(87, _, pwm, _, _, _, _, _, _, _, _, _), + [88] =3D PINGROUP(88, gcc_gp, _, dac_calib, _, _, _, _, _, _, _, _), + [89] =3D PINGROUP(89, gcc_gp, _, dac_calib, _, _, _, _, _, _, _, _), + [90] =3D PINGROUP(90, usb0_phy_ps, _, dac_calib, _, _, _, _, _, _, _, _), + [91] =3D PINGROUP(91, nav_gpio, _, _, _, _, _, _, _, _, _, _), + [92] =3D PINGROUP(92, nav_gpio, _, _, _, _, _, _, _, _, _, _), + [93] =3D PINGROUP(93, _, _, _, _, _, _, _, _, _, _, _), + [94] =3D PINGROUP(94, mdp_vsync_e, qdss_cti, qdss_cti, _, _, _, _, _, _, = _, _), + [95] =3D PINGROUP(95, nav_gpio, mdp_vsync_s, qdss_cti, qdss_cti, _, _, _,= _, _, _, _), + [96] =3D PINGROUP(96, dmic, cam_mclk, i2s1, jitter_bist, atest_gpsadc, at= est_usb, _, _, _, + _, _), + [97] =3D PINGROUP(97, dmic, i2s1, dac_calib, _, _, _, _, _, _, _, _), + [98] =3D PINGROUP(98, dmic, cam_mclk, i2s1, _, sdc_cdc, atest_usb, ddr_px= i, _, _, _, _), + [99] =3D PINGROUP(99, dmic, i2s1, jitter_bist, sdc_cdc, atest_usb, ddr_px= i, _, _, _, _, _), + [100] =3D PINGROUP(100, i2s2, nav_gpio, _, sdc_cdc, atest_usb, ddr_pxi, = _, _, _, _, _), + [101] =3D PINGROUP(101, i2s2, nav_gpio, _, sdc_cdc, atest_usb, ddr_pxi, _= , _, _, _, _), + [102] =3D PINGROUP(102, i2s2, pwm, _, phase_flag, _, _, _, _, _, _, _), + [103] =3D PINGROUP(103, ext_mclk, i2s2, _, _, _, _, _, _, _, _, _), + [104] =3D PINGROUP(104, ext_mclk, nav_gpio, _, _, _, _, _, _, _, _, _), + [105] =3D PINGROUP(105, swr0_tx, i2s0, _, _, _, _, _, _, _, _, _), + [106] =3D PINGROUP(106, swr0_tx, i2s0, _, _, _, _, _, _, _, _, _), + [107] =3D PINGROUP(107, swr0_rx, i2s0, _, _, _, _, _, _, _, _, _), + [108] =3D PINGROUP(108, swr0_rx, i2s0, _, _, _, _, _, _, _, _, _), + [109] =3D PINGROUP(109, swr0_rx, i2s0, sd_write_protect, _, _, _, _, _, _= , _, _), + [110] =3D PINGROUP(110, ext_mclk, i2s0, _, gcc_gp, _, _, _, _, _, _, _), + [111] =3D PINGROUP(111, i2s3, _, _, _, _, _, _, _, _, _, _), + [112] =3D PINGROUP(112, i2s3, _, _, _, _, _, _, _, _, _, _), + [113] =3D PINGROUP(113, i2s3, _, _, _, _, _, _, _, _, _, _), + [114] =3D PINGROUP(114, ext_mclk, i2s3, _, _, _, _, _, _, _, _, _), + [115] =3D PINGROUP(115, mss_lte, _, _, _, _, _, _, _, _, _, _), + [116] =3D PINGROUP(116, mss_lte, _, dac_calib, _, _, _, _, _, _, _, _), + [117] =3D PINGROUP(117, pcie0_clk_req_n, _, dac_calib, _, _, _, _, _, _, = _, _), + [118] =3D PINGROUP(118, _, dac_calib, _, _, _, _, _, _, _, _, _), + [119] =3D PINGROUP(119, _, _, _, _, _, _, _, _, _, _, _), + [120] =3D PINGROUP(120, emac_phy, _, _, _, _, _, _, _, _, _, _), + [121] =3D PINGROUP(121, rgmii, _, _, _, _, _, _, _, _, _, _), + [122] =3D PINGROUP(122, rgmii, _, _, _, _, _, _, _, _, _, _), + [123] =3D PINGROUP(123, rgmii, _, _, _, _, _, _, _, _, _, _), + [124] =3D PINGROUP(124, rgmii, _, _, _, _, _, _, _, _, _, _), + [125] =3D PINGROUP(125, rgmii, _, _, _, _, _, _, _, _, _, _), + [126] =3D PINGROUP(126, rgmii, _, _, _, _, _, _, _, _, _, _), + [127] =3D PINGROUP(127, rgmii, _, _, _, _, _, _, _, _, _, _), + [128] =3D PINGROUP(128, rgmii, _, _, _, _, _, _, _, _, _, _), + [129] =3D PINGROUP(129, rgmii, _, _, _, _, _, _, _, _, _, _), + [130] =3D PINGROUP(130, rgmii, _, _, _, _, _, _, _, _, _, _), + [131] =3D PINGROUP(131, rgmii, _, _, _, _, _, _, _, _, _, _), + [132] =3D PINGROUP(132, rgmii, _, _, _, _, _, _, _, _, _, _), + [133] =3D PINGROUP(133, rgmii, _, _, _, _, _, _, _, _, _, _), + [134] =3D PINGROUP(134, rgmii, _, _, _, _, _, _, _, _, _, _), + [135] =3D PINGROUP(135, _, _, _, _, _, _, _, _, _, _, _), + [136] =3D PINGROUP(136, emac_phy, _, _, _, _, _, _, _, _, _, _), + [137] =3D PINGROUP(137, rgmii, _, _, _, _, _, _, _, _, _, _), + [138] =3D PINGROUP(138, rgmii, _, _, _, _, _, _, _, _, _, _), + [139] =3D PINGROUP(139, rgmii, _, _, _, _, _, _, _, _, _, _), + [140] =3D PINGROUP(140, rgmii, _, _, _, _, _, _, _, _, _, _), + [141] =3D PINGROUP(141, rgmii, _, _, _, _, _, _, _, _, _, _), + [142] =3D PINGROUP(142, rgmii, _, _, _, _, _, _, _, _, _, _), + [143] =3D PINGROUP(143, rgmii, _, _, _, _, _, _, _, _, _, _), + [144] =3D PINGROUP(144, rgmii, _, _, _, _, _, _, _, _, _, _), + [145] =3D PINGROUP(145, rgmii, _, _, _, _, _, _, _, _, _, _), + [146] =3D PINGROUP(146, rgmii, _, _, _, _, _, _, _, _, _, _), + [147] =3D PINGROUP(147, rgmii, _, _, _, _, _, _, _, _, _, _), + [148] =3D PINGROUP(148, rgmii, _, _, _, _, _, _, _, _, _, _), + [149] =3D PINGROUP(149, rgmii, _, _, _, _, _, _, _, _, _, _), + [150] =3D PINGROUP(150, rgmii, _, _, _, _, _, _, _, _, _, _), + [151] =3D PINGROUP(151, _, _, _, _, _, _, _, _, _, _, _), + [152] =3D PINGROUP(152, _, _, _, _, _, _, _, _, _, _, _), + [153] =3D PINGROUP(153, _, _, _, _, _, _, _, _, _, _, _), + [154] =3D PINGROUP(154, _, _, _, _, _, _, _, _, _, _, _), + [155] =3D PINGROUP(155, _, _, _, _, _, _, _, _, _, _, _), + [156] =3D PINGROUP(156, _, _, _, _, _, _, _, _, _, _, _), + [157] =3D PINGROUP(157, _, _, _, _, _, _, _, _, _, _, _), + [158] =3D PINGROUP(158, _, _, _, _, _, _, _, _, _, _, _), + [159] =3D PINGROUP(159, _, _, _, _, _, _, _, _, _, _, _), + [160] =3D PINGROUP(160, _, _, _, _, _, _, _, _, _, _, _), + [161] =3D PINGROUP(161, _, _, _, _, _, _, _, _, _, _, _), + [162] =3D PINGROUP(162, _, _, _, _, _, _, _, _, _, _, _), + [163] =3D PINGROUP(163, _, _, _, _, _, _, _, _, _, _, _), + [164] =3D PINGROUP(164, _, _, _, _, _, _, _, _, _, _, _), + [165] =3D PINGROUP(165, _, _, _, _, _, _, _, _, _, _, _), + [166] =3D SDC_QDSD_PINGROUP(sdc1_rclk, 0xac004, 0, 0), + [167] =3D SDC_QDSD_PINGROUP(sdc1_clk, 0xac000, 13, 6), + [168] =3D SDC_QDSD_PINGROUP(sdc1_cmd, 0xac000, 11, 3), + [169] =3D SDC_QDSD_PINGROUP(sdc1_data, 0xac000, 9, 0), + [170] =3D SDC_QDSD_PINGROUP(sdc2_clk, 0xaa000, 14, 6), + [171] =3D SDC_QDSD_PINGROUP(sdc2_cmd, 0xaa000, 11, 3), + [172] =3D SDC_QDSD_PINGROUP(sdc2_data, 0xaa000, 9, 0), +}; + +static const struct msm_gpio_wakeirq_map shikra_mpm_map[] =3D { + {1, 9}, {2, 31}, {5, 49}, {6, 53}, {9, 72}, {10, 10}, + {12, 22}, {14, 26}, {17, 29}, {18, 24}, {20, 32}, {22, 33}, + {25, 34}, {27, 35}, {28, 36}, {29, 37}, {30, 38}, {31, 39}, + {32, 40}, {33, 41}, {38, 42}, {40, 43}, {43, 44}, {44, 45}, + {45, 46}, {46, 47}, {47, 48}, {48, 60}, {50, 50}, {51, 51}, + {52, 61}, {53, 62}, {57, 52}, {58, 63}, {60, 54}, {63, 64}, + {73, 55}, {74, 56}, {75, 57}, {77, 3}, {80, 4}, {84, 5}, + {85, 67}, {86, 69}, {88, 70}, {89, 71}, {90, 73}, {91, 74}, + {92, 75}, {93, 76}, {94, 77}, {95, 78}, {97, 79}, {99, 80}, + {100, 11}, {101, 13}, {102, 14}, {103, 15}, {106, 16}, {108, 17}, + {112, 18}, {116, 19}, {117, 20}, {119, 21}, {120, 23}, {136, 25}, + {159, 27}, {161, 28}, +}; + +static const struct msm_pinctrl_soc_data shikra_tlmm =3D { + .pins =3D shikra_pins, + .npins =3D ARRAY_SIZE(shikra_pins), + .functions =3D shikra_functions, + .nfunctions =3D ARRAY_SIZE(shikra_functions), + .groups =3D shikra_groups, + .ngroups =3D ARRAY_SIZE(shikra_groups), + .ngpios =3D 166, + .wakeirq_map =3D shikra_mpm_map, + .nwakeirq_map =3D ARRAY_SIZE(shikra_mpm_map), + .egpio_func =3D 11, +}; + +static int shikra_tlmm_probe(struct platform_device *pdev) +{ + return msm_pinctrl_probe(pdev, &shikra_tlmm); +} + +static const struct of_device_id shikra_tlmm_of_match[] =3D { + { .compatible =3D "qcom,shikra-tlmm", .data =3D &shikra_tlmm }, + {}, +}; + +static struct platform_driver shikra_tlmm_driver =3D { + .driver =3D { + .name =3D "shikra-tlmm", + .of_match_table =3D shikra_tlmm_of_match, + }, + .probe =3D shikra_tlmm_probe, +}; + +static int __init shikra_tlmm_init(void) +{ + return platform_driver_register(&shikra_tlmm_driver); +} +arch_initcall(shikra_tlmm_init); + +static void __exit shikra_tlmm_exit(void) +{ + platform_driver_unregister(&shikra_tlmm_driver); +} +module_exit(shikra_tlmm_exit); + +MODULE_DESCRIPTION("QTI Shikra TLMM driver"); +MODULE_LICENSE("GPL"); +MODULE_DEVICE_TABLE(of, shikra_tlmm_of_match); --=20 2.34.1