From nobody Wed Jun 17 05:14:06 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F08FA393DF5 for ; Mon, 27 Apr 2026 21:42:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326162; cv=none; b=MDjy5l6h66riskHQJ5jPE7aMCKVi9XEaXCL2fjjtM1RAw6VHqW51eIY5L7C9ksLnAEXoCqA4Pjnk2hsUcRNS/WqgD85suhecTzdFi5G9HTR3/S7vzE6iF9kIL+9j/QXlaDaFE302DPAZc/KZ6oGJyQizS+Je2jfcSzFPMULAJbw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326162; c=relaxed/simple; bh=plsVpfSVc9eCVFj4w17K3FYCogRULKzyFMHGpg/aL+U=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=jFA0ZMzEMZ0P/VugILWTnlKftqh7UE3pe5qTUNEQwQdAOQm42SNQwyynZ1zJH9bUKe+Uik0ScxWnYg+Y4CoyG1/2QTvZ6Mb9CUPao3YbTXbquZ2/hGku2M1pUddTPBY2d6Xo3b6nj8zH6NTz/8Ck679AZhh/qzvJAsVTSrg1McM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=iusfDWls; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=O1QzppXX; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="iusfDWls"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="O1QzppXX" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63RDrH5T3961889 for ; Mon, 27 Apr 2026 21:42:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=zDhnhJqpd1p k5h8F7DDf/5AtkUKccW5CIznmywuGZ/M=; b=iusfDWlskwX1CDJUcdtKRQ1wKIq arymvLyqQ35b4Ou2gburKq7c+EaKOG3I0Xqn7OjS6onrcVJNRYeLoBaMYqgYtA8c BEwLuOJb9gad1NBrrsHsGI047mjrnHsC1X7quZpTTYCJmX9P1cuD8eBpdvywSm+B bloFTmIUSdp+ww++HAnqchO8bYTSpYhWxYAE16cHBvzr7NrWVsk4P/RGKNSs66uD 9Pr7WfOu5RqLyYeT2z4tagJB1m3dK9pMNwZmjtqBs+Lnqf9SqJiA7gDtz9vmbdi3 qKs7Mx9oU6kvAqam4Ho//aPoZsv2dQSadiwNMUp/6o8Y13mwh9AWVQxlHpg== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dt4k3328x-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 27 Apr 2026 21:42:40 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2ba8013a9e3so12826198eec.0 for ; Mon, 27 Apr 2026 14:42:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777326159; x=1777930959; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zDhnhJqpd1pk5h8F7DDf/5AtkUKccW5CIznmywuGZ/M=; b=O1QzppXXBqD93hxKuYAcMWbUWTuy65BGodebFiv+G3s4WiNEvqyoyS3MAIxtJS9I9X 1X2VQsGh5L8XGfuEOs7qmcg47gCRZdR4hk9Y/zirl+k6NwS1KnWVACa7jupth8R9mDfp 50Pu6gzz8Kb2WC4GA+YmEXJb8SDRcJEBqc82f3QeM4s2D55GMTU/QFg1pVvHJqkcNxSr U6QJH3a1Gto4Ki0WbC7h7L6+fE6HNwsQyrOrShH917BOObvb02E/XPNXZp76TtDNFICU ffLG3pGX5y0lTPKcX8R8qPijVtyAedH8K7cuOt41k0tKWwm7V/ArBmLRI0DsOHkMkz40 kmqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777326159; x=1777930959; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=zDhnhJqpd1pk5h8F7DDf/5AtkUKccW5CIznmywuGZ/M=; b=a9osTtKFmQqTB0ALBEk+MoFReI7WkBU+16EJntS5vzlBo2kjAKxs4wIR0JdRMQnUOZ bNzF8jpegZZ3epvmMFaWMN2Q1mUfDgV8mQiwPWHwHjsA8hMSOaRxnxltNNEh8C80cCXK rroXoLGpY64u398bHQicWaE9t2pJnRqTK9miUjgjlLYCegFrVWCYWiNAIG54NI7LYTAB 9tBGoaGtP7P1DoxBkwt0mUs1G13kDrKmCVgBrRVGWZl8Xi07Sp/VCsPDkiFNgy5/PlWh B7frF4Wh7vDYnRIs8iwnqtcwF0uGPSsW3KRYyw4YI3b0/W1QkqPYuxjAKb79WF7AHYBh Z1ZQ== X-Forwarded-Encrypted: i=1; AFNElJ/H9pHrRJqEEHt++EmvIpIu9LdIeXYKfX8nh4AvLKKA1CE10L/6mGb50JdfESnvZJ0hmMhDvh4MWaKJ2uA=@vger.kernel.org X-Gm-Message-State: AOJu0Yy+mALgtNcPrJmXGOc91/vhK4RCH2Nlwk9eJVz/PHiiPoI2ekro 5714icfAywZRHJUEOIHSo/0wpxP1cnFNH6Qvs3K47VBEhXJ6aVB6Ys+as3F4bRW5X1GJ820ckXv caCDpyoVirhWSgzTmxD3zXxIEhlbarpED9Q918CN4MlnwR0y5tPFyY3DrYto7D2HSwPw= X-Gm-Gg: AeBDietDqB126Cj/rCwehtyYbqR2XuRp4IoreD5sIeaL+TAyWrrDzgPHbwtHYAFqYJG uE9slu0rJOEeWX85y7FPhY11GF0Y3Lfcvu1i2aixoIrOra071FEhDZOy4KgRIi1GL82wnjtYp+8 0skpxx2WG2G+JXGp7jxuj30bhVVrQ1p9astFVAUPp6DmmbqOp2JumT62VeH8inOuejyygqnTvPP AO/rBEgExj5WrwAMRkf8FUKH3yG4ZeDIVZv1CMQoZ6KKKQWSjO0XMCYCdC655SZ+TowH4Hzsoa2 jKoEhyzCDUi5HocIJoabwLoFgMuCqcDQ7U2fXf1yWckIydyeN7hVmCQAxgrDsQA+oYt9zuSq2qv fO+v86HCVGP6dQkohPDBuILQU9jFvECGTVtfvyw5+YQnK4wU3P6YT480v7VtQNOJRRcQQfDMXeP RtYRBrjFDLQg== X-Received: by 2002:a05:7022:11f:b0:12c:33dd:fa15 with SMTP id a92af1059eb24-12ddd9e4256mr312340c88.34.1777326159424; Mon, 27 Apr 2026 14:42:39 -0700 (PDT) X-Received: by 2002:a05:7022:11f:b0:12c:33dd:fa15 with SMTP id a92af1059eb24-12ddd9e4256mr312300c88.34.1777326158799; Mon, 27 Apr 2026 14:42:38 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12ddd927bbbsm653119c88.2.2026.04.27.14.42.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 14:42:38 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/4] dt-bindings: phy: qcom,sc8280xp-qmp-usb43dp-phy: Add Hawi QMP PHY Date: Mon, 27 Apr 2026 14:42:14 -0700 Message-Id: <20260427214217.2735240-2-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> References: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI3MDIzMCBTYWx0ZWRfXwZ+DIb6pD+fL tPtih2PDBmLvSJZxcGHz6i7wrPaJvOwDXFOflAwQa8PXVL+sYNcMd5YDU4wIejRDilsEC+DA15N dGGNVOvnlsrHVzOG7kQjOmedcMBJBsvMYTTy79IDXYzht2fu3g9N4Nyl7mTyXYFjwGpPdrOgGfh HpnTOdkGoi7X2kuDrjZYMHZ4zBLrO4CTC3TCEpWFANM6T/eSxRN9WH44tNNjRoQectb5qfaz/lt TN5Qmvqpt0gglaBW5tlzdEHwO366usvad21rCldHMZFOeuhb6io9PIKso4xSYahbq+zd4GSrcVC 2SnHe4W4asDkzdgwAfxnWkjXqICSGvuWNkXHxD+HIA7IOdMG649JgztlV53A+h86DaEVWbo/DaD shRc9NRzhfsj/JU7yOBe/2EZivZhmjzRLrW6DiDfwjQdI2i0gVu6h6732Kw2o2VrApf6gBGvG0W 5YCOSkjnnZsITBH7pzA== X-Authority-Analysis: v=2.4 cv=a7QAM0SF c=1 sm=1 tr=0 ts=69efd850 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=8IMiPDtIn6OAJiDpRukA:9 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-GUID: 72mDMS1n5SHsIs2mlPIfkevEFTLQTr-1 X-Proofpoint-ORIG-GUID: 72mDMS1n5SHsIs2mlPIfkevEFTLQTr-1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-27_04,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 spamscore=0 phishscore=0 impostorscore=0 lowpriorityscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604270230 Content-Type: text/plain; charset="utf-8" Document the Hawi compatible string for the QMP combo PHY. Hawi uses a new QSERDES V10 register layout with a new COM AON module and hardware-specific PHY init sequences compared to previous targets, requiring a dedicated compatible string. Signed-off-by: Ronak Raheja Acked-by: Rob Herring (Arm) --- .../devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43d= p-phy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43d= p-phy.yaml index 3d537b7f9985..7a7059c659be 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.y= aml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.y= aml @@ -22,6 +22,7 @@ properties: - const: qcom,sm8750-qmp-usb3-dp-phy - enum: - qcom,glymur-qmp-usb3-dp-phy + - qcom,hawi-qmp-usb3-dp-phy - qcom,sar2130p-qmp-usb3-dp-phy - qcom,sc7180-qmp-usb3-dp-phy - qcom,sc7280-qmp-usb3-dp-phy @@ -205,6 +206,7 @@ allOf: contains: enum: - qcom,glymur-qmp-usb3-dp-phy + - qcom,hawi-qmp-usb3-dp-phy - qcom,sar2130p-qmp-usb3-dp-phy - qcom,sc8280xp-qmp-usb43dp-phy - qcom,sm6350-qmp-usb3-dp-phy --=20 2.34.1 From nobody Wed Jun 17 05:14:06 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2895C38F951 for ; Mon, 27 Apr 2026 21:42:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326163; cv=none; b=TkzeXhkchRjjQpS17rPUa4Wkavj3X7K7j557PvGbhigimAqgd0XlCgNpcDEeL9c/PvAS4U+eX3E5e1NxHNRRT6j2Hdx572KsGCC7BtxEHruCaff8N33u30tXs0Jr3TILsGctcLTlghJbeUHMXjM2RxIlDWM1qScqQfnuwl2U0Gw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326163; c=relaxed/simple; bh=r7Z52qBn7Oiq3+44QCWlmOdEnbJHHdtV1GjdHQai3oU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=V0AazbEEfBXqrhOeFiQdijkLa+NYa3kPvSL92V7WaxoAKC1QFXroUJmPYu2mFKhSynagP0AHajIgtBXFBx4aPcyAguwJuLhCOt9+byWIPj8LFgKfatClnGwdNwL9Pg69nEllleRqe2lyAwPdJ7f+OYfJ56BzEvRA6ibGI1/L6+0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=b5WrC9JW; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=bgdBfA8L; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="b5WrC9JW"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="bgdBfA8L" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63RJ3WHb2112539 for ; Mon, 27 Apr 2026 21:42:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=ecNTbhYHuyh QbhuoB+7vmARq36r7IGCdT0R1LSWjkRI=; b=b5WrC9JW7JAMcr3KVwh989rq+Tp iPJKEqxKBpznej42ftjhEOsGDsjmwmyAvL1mPKfspVYQ04bGpMX9p+Vnd89xO2ht LF7aRVelvKON9i4K4J2S6o/M7v13F9i58VGZBPJ1kGHt2Ca4P6ba33HugRoezlbP YFfMLycar5ffs7rNdXCbdtSSoiMWtP0+oRup+9VEBTrb0lAevNd2KudfP20GCOnn blcbntJvAwr5coh6+x6FJqxwClUKKj8ImpmTt8XTA92sgciHHC5qZiqiuTdAMgEF Ie75FJE2d163MEZfRNwQhHGAw6b9jUVSc/qW18dNi3Z25h+GgZg1tuu+0Kg== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dtdmbggus-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 27 Apr 2026 21:42:41 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-2c16233ee11so14822458eec.1 for ; Mon, 27 Apr 2026 14:42:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777326161; x=1777930961; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ecNTbhYHuyhQbhuoB+7vmARq36r7IGCdT0R1LSWjkRI=; b=bgdBfA8L6ZlX/jQpUs5BeS1B9SwkNRMEhQ38RYfEYiPYSifdhG1L+pwNyHE7eokJtp vXS5yWEY+0ViHhtr3Gh7zjzsuBADIhee+b/IeydpMCyWk0bUEQVLXn8vyKw6at7eGcZq swgZOIEdDss2yM7xtizRnY3dvtER4i1/kpLdgUzLH3cd5xADkubuC04W6WcqESSMrNpz dv7oQlEPiymamVH2KLXMBEwuiWa6kmAVHd6PHhIn0SF8b+7weaFvGAM9jUGV3zv+EqF5 sgXjdUYNxM++H/ENTA5Y+atc0CK8Q3HICzuUWHZW4MCHc3acD4jquc/AetfXw7eLd2Wy GIEA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777326161; x=1777930961; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=ecNTbhYHuyhQbhuoB+7vmARq36r7IGCdT0R1LSWjkRI=; b=WnSsn5f9jB5bxYF+qMKsH/0+q+YJqGasqPMPp46VzOFH6V69t5x/7jfFA04wb9MxIL gzq/IEfBCPNgQ3TFFmqlRicOTnfv8uIMkHMOzBmSt5r3KXr/zBsdPdlrp2iP9BXSkrec u7VsSTvqGL4cspd/+8MZs7riri34IJ46CS2hfa80zjl5qvRbkBmXwsIxHHc+NBWMQtbw 83JWDT2XGr2cC7BKGnc8RA7ixKLwgGPi6QG4/VeYPwly0UIwRZivgDHVLX5qYH2smx1I yNMv06vzUxswv7H0i6Od96UAONfkyU/xELftnaZuj3fxo12n5TWHgbasKBiTxvDTCk3Z 29fg== X-Forwarded-Encrypted: i=1; AFNElJ/H77CYlrUtIVZ8uAqXqjsAy2TwUY2pH5Om3G+zoWWdhC301U1DAkVDIaxW4FZRtGQEPNftD3hSSt/CfVE=@vger.kernel.org X-Gm-Message-State: AOJu0YyJbfUeZMnL9ccba+lrfH2Y9oV8LY6q8Ar/y0Vjgx8AMHG6PaW2 EVdisdC2DLWfrLg/4Tif84dt4RoSHolnV+yyrgG/HM2pC8jhJLHH3DomF5T+I4ypVmcYH5o83nB nsZoWH9Iy3Cq/GZhSwBGW1KGkhdpevNtrcvxxWoFzusjG8dSeYe1g6CtbqRz5SJwm/6c= X-Gm-Gg: AeBDiet9qE0YS1PSdC8DXAeBKXy/ptHMaLXWOs6dLJt/dONdBRX90Ha6gjXn0vyfklx +6QKYF+pJ02Ee818JgC8NAOcAc/cO7ka/LKKljmwZEWr9/6nLUQUNVjjsKipJnsO6Prl9aaSI/H ktUMfaRz8M5URaJjmHDeJq5su4a4TZVPDl64dtSvg9Vp47+TC0W1QnSfUGwdB4q7VRGbQhgpzW+ GUd/bi0vSy8Db/fFZVfBAJjHY4QZ7sTI6y0vkME8CoWcoSnbhYlkcrKbLE6Esut3PjwTQexrOP3 5WQW8xkXhvUDRJXi7IVdn0iwUqF414beCHGwfzjtyEMRzr61VFY+m+LJjfMDhlUt/i0AapZb0e3 rNSFItme+JR7FbJW43uVvjWcoXulOyhuDtntjLf2sSi012gWtnb7Sv9nqmhfag7mYBWo8k7TlQl nSK4C00H0LOQ== X-Received: by 2002:a05:7022:1b0d:b0:12d:b8e5:5d6 with SMTP id a92af1059eb24-12ddd995d76mr319180c88.24.1777326160481; Mon, 27 Apr 2026 14:42:40 -0700 (PDT) X-Received: by 2002:a05:7022:1b0d:b0:12d:b8e5:5d6 with SMTP id a92af1059eb24-12ddd995d76mr319153c88.24.1777326159951; Mon, 27 Apr 2026 14:42:39 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12ddd927bbbsm653119c88.2.2026.04.27.14.42.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 14:42:39 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/4] dt-bindings: phy: qcom,m31-eusb2-phy: Document M31 eUSB2 PHY for Hawi Date: Mon, 27 Apr 2026 14:42:15 -0700 Message-Id: <20260427214217.2735240-3-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> References: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: J7woyF4vX7Nlku9xHT_tnZVjalLLTusX X-Authority-Analysis: v=2.4 cv=PcrPQChd c=1 sm=1 tr=0 ts=69efd851 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=vC2bFTPnYnLVIQvTftgA:9 a=bBxd6f-gb0O0v-kibOvt:22 X-Proofpoint-ORIG-GUID: J7woyF4vX7Nlku9xHT_tnZVjalLLTusX X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI3MDIzMCBTYWx0ZWRfX/SZVlccLQSg5 wGe9HgrLmqRMmPrl0hSROEeE+PVWbIEqOK2UOIHI88w2qcODJWIyP8bzm2XPdMYEf1Xo7BptBV/ tWJAR1fEf2CmDsoW6K116jJgD1MTcZXAXZBToeFSkzGb0OQVnV0ZbqDiqOHV6N+ASnhqyTQZ8J0 CfVCelCRxBACrv4XV9n4kOxF9R+IlWF5VoVEGg6CooXmxZWefIjKX0Mj+IPj7ygg+WT7LOLc4LV i/yo2+NR/5DjeJkX+A3HJeEBKi7vF6u1iobWeSKJXQAer2Zof3H1wRQ69j5GkIAROfJf5KMQpnZ yiSrHdew9TPL6aI6LIRjxH3df2AvTQRhv8YRnRpcxdm5Fi7OLa4M/qN3ykVHJpxob1MTnyJB6l5 NxCGcMbPyMTBOvD719cehrYt7UUYHg822wAGKxPHQtX1Q0oBMIAhA6bbtjFdKmfNRjcp1a6MfFu Ish1t3d/SiCNYphTr0Q== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-27_04,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 lowpriorityscore=0 suspectscore=0 clxscore=1015 malwarescore=0 adultscore=0 priorityscore=1501 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604270230 Content-Type: text/plain; charset="utf-8" Document the M31 eUSB2 PHY for Hawi which handles the USB2 path. Use fallback to indicate the compatibility of the M31 eUSB2 PHY on the Hawi with that on the SM8750. Signed-off-by: Ronak Raheja Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml = b/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml index cd6b84213a7c..c0e7e2963ce6 100644 --- a/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml @@ -19,6 +19,7 @@ properties: - items: - enum: - qcom,glymur-m31-eusb2-phy + - qcom,hawi-m31-eusb2-phy - qcom,kaanapali-m31-eusb2-phy - const: qcom,sm8750-m31-eusb2-phy - const: qcom,sm8750-m31-eusb2-phy --=20 2.34.1 From nobody Wed Jun 17 05:14:06 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 80A643AB29C for ; Mon, 27 Apr 2026 21:42:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326166; cv=none; b=NSWLpCAyuv8RxOGUqMFuUB+EnuWC8d1Xxv8ggdF8cITmQa/jLq8GHrf4PaRuckp6gPd12z9hBePpSG8L9UyngAtLM+VUVE0uP0vS2emagHq3C0IaP/u6YoO524Vtyszr6x8zglRsHRCqdgxQXUQjMjMgcxhDJuRCC9UEfNBsSfY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326166; c=relaxed/simple; bh=Xi8+8vBpk72pueSbcHCY6ojLbswdddkKT2eKqWSkDDQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=qsW8O+H+6L4hnFembrfHXy7WljjVlOCN6iGytqEIRwKi3A3b7Nza2Jpw1lGm9rud3IfEVhvxRt6Kgrkl6PrgfPerl7GRAHjVTC+ONv0N2L84Yu+dXp2kuOxIyM2OcM2zxXGSkvDSfXIvl+TB1g1Ann5DA+NGST45y95CviIRQ2s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=DvfSHd73; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=fRaKDDQI; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="DvfSHd73"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="fRaKDDQI" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63RDte5u241086 for ; Mon, 27 Apr 2026 21:42:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=EkH62hBfkTl pUoyRaZs3w4Fu8ixJncnkuN92AWiCoMo=; b=DvfSHd73+kAJ0ftwmb6AtqLiKZl /OZsa6Zcf8dspJzo8pFLJ0U5Hfm06LdhFRbks506p9SOAP5GTmjuRq2ipIwaw8b8 1X/nt1tUNsgtjLUQzbhFR8dDiBZtAdY/BNji647aFuis6PdLwxKQwWzTt+1L+Y8C 9JMfdn10as15aPT41HY+AfLBYv+u7g/pFz25r+W8HmdSf1mI2hwA+Q+xyt39FUpJ 4fTSknMLwz9/LIm6YLcLViHiKV2o/kpAq565evuI4s9oi8XB0QvudS3XYnnx+CU9 nzJtVZOMOHEkY/gs/jwrAhpKtvQiUnY4WC+80ST07/LoajcmTmvktJuDczw== Received: from mail-dl1-f72.google.com (mail-dl1-f72.google.com [74.125.82.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dt946spry-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 27 Apr 2026 21:42:43 +0000 (GMT) Received: by mail-dl1-f72.google.com with SMTP id a92af1059eb24-12c35f2c09dso13698652c88.0 for ; Mon, 27 Apr 2026 14:42:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777326162; x=1777930962; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=EkH62hBfkTlpUoyRaZs3w4Fu8ixJncnkuN92AWiCoMo=; b=fRaKDDQIsw+T1S83ftK40D3VULCXzWkcKaZ/yMnkNUnIga1F0dvDBrWa2BRu/rYP41 D4fqXWhZ6HCOn4ZlL33y1jGVIyNsrh4zac8jV8y1tFGXKLdLXruaCOqGTC4AZoqYwWGV cn7brPOEGKZQOz2ziaBAZkqWZGCGsGsHY+oxVId2Kd/915rsvd3457nLGZ2if4trWJaS +BynrJcBK2noZRbv8qNVi4b21aKR4P2rISXMEL0Ts4yFnrDhvDZSyQZhvUp+VWMHkGXP dssqmycaMtSgwOg0lG1tNuQjQ3Vfxae2wf+d496bCJBCywavviaaSHiCT3S9NBWWwUxP sDBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777326162; x=1777930962; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=EkH62hBfkTlpUoyRaZs3w4Fu8ixJncnkuN92AWiCoMo=; b=EZxuUxgE/9IDT2NoEPU2n4FRWsXFuyur8EvqqnBqDe00OUId/6INpfFhQAz34Y3TUF KPV5+s7bnId/IKCGRPyUm2IusiXU+XX7D9OBsEXFxamO+atmWP8oZlDtqH72C2MryYcp NOkD8c0m+rk/2sD3lduDFKjYIDb9JMN6U+1gzCz872Eb0qt2JNDQOUthzcuyBOBfGuPW r/Lu77HM9qFHLImZlNJ0fGi8sUSo/mUPjofmq664XdqecoWmrqZ5Y+LnTlLJCqxZA8dC r/t+QjKQq9yuEbeh7ITFB/MvDrXUnccVSnZfSBILTiZLK7UqR4d3r9FwmSjUJdsknGQe 06Cg== X-Forwarded-Encrypted: i=1; AFNElJ/VjlOoQ0ZbvqItswNfZs7gE4chSt/h3r0hfgBGONb+An68aNvHIstphyXC68xHvABRyqPKj4ADIqxO9s0=@vger.kernel.org X-Gm-Message-State: AOJu0Yx8yd1W9FN9YsYfc12jpPlvwa1sODsQPKpBN4lBlE1rONN/DWaC RpFODNM7eb+SohHLIauinWHL+B277S1XPFg3d3u0HH/PI0epWa2BrfUMUfnRZQDB/1RgUN5nL9/ 8PSgtjgbLECwl/Tm23G3fAXV1081Jgpz05dw+6CBMxgGvwAvagCMG8JOXmXdXzM+sqdg= X-Gm-Gg: AeBDiet2TPsiRu70WYvKeGnISmNCm8EQBulCJjrGnHyeVHRmA59eI58kP2jDAFvWevz uZhupA3CS+DU+TMEkvweFm7LkZLE72iB9AKsMzGaLtWkr1JZ1zD/dnVVDM3rPmc/F56L37QZA4W +JWJEbYEEH8sAK/OMUsjiLPts5nWd2Qbsc6KFHJBPEXCedhaLI7242QPR3ie7GJ6JWJBEpWVK2N bnHTw4cQAomwIL7DKxJcNfy92bPTNj6u2a9xMOl3+inxE8kwplg3Pp8R8neKjf6lb3s2ix0FjGQ 6qvFqkXkkh/wyPWr1G134+9FvtprGC72Cd80R2B1Yu3xWJgtXpctXTqC/cpXItENLt04RIp0Vw0 Jo1WhKXRdyHQamJ5qGKVTrca/a4+hYmbx/qVCmgM1m035yJYhjTrgB5CNH0BohTCVRQ7NnHma4w c9+PZ2lZOkMQ== X-Received: by 2002:a05:7022:4188:b0:12d:b2ca:a9ef with SMTP id a92af1059eb24-12ddd987d35mr379659c88.17.1777326162252; Mon, 27 Apr 2026 14:42:42 -0700 (PDT) X-Received: by 2002:a05:7022:4188:b0:12d:b2ca:a9ef with SMTP id a92af1059eb24-12ddd987d35mr379630c88.17.1777326161730; Mon, 27 Apr 2026 14:42:41 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12ddd927bbbsm653119c88.2.2026.04.27.14.42.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 14:42:40 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/4] dt-bindings: usb: qcom,snps-dwc3: Add Hawi compatible Date: Mon, 27 Apr 2026 14:42:16 -0700 Message-Id: <20260427214217.2735240-4-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> References: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=YcWNIQRf c=1 sm=1 tr=0 ts=69efd853 cx=c_pps a=bS7HVuBVfinNPG3f6cIo3Q==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=6lSwUGAo5LeF7p0M46YA:9 a=vBUdepa8ALXHeOFLBtFW:22 X-Proofpoint-GUID: ilsdQBz2B2rqdB7bCly1ZoRyJNw2brkU X-Proofpoint-ORIG-GUID: ilsdQBz2B2rqdB7bCly1ZoRyJNw2brkU X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI3MDIzMCBTYWx0ZWRfXw8yuWAibUVjM pQDfhwA+Qx9ZUOedmoq9N5lWrmzvIhb9Z8DMz62i9k65TOuMkwVZnJTbZ3PQ95yaGiMrCxKKYS3 hjX9hOmEs+/mjg2K1z/R/0zxHebgQm7qBZexfztrs/1/zc7398aVeJ7HTC+ZRXZjpDtZHSaMZvB pUXol0uuJY1mWybHBa3nJR23cnAcIMXVVxBbt8LfkvK9mPrD9u5TCzNy/5PHIus579jsqzJ7oQP HzWKTT6Xu++wlmQE2zpWuYiOg1/g2Zxkia+ou2CWRqjD+YkVOMksxHkCKjyVEEmPeymiw2bTGfL ngS/aAvrSAPfarhJ0A9s6xNuNhnQM3aOcmivdBEDPRqHWXojWBeURjCVF4FBeUWjOQZWH1ykDu5 58fjjtW4rmLBfT9EjxLvqDkKeCTztG19pVU5fWRmvuY3mSUiT6DmX39+x6KF2JFxODM2DS4LyXc bQDqmyZ8D8sLM4bmBPw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-27_04,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 bulkscore=0 clxscore=1015 spamscore=0 malwarescore=0 adultscore=0 impostorscore=0 phishscore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604270230 Content-Type: text/plain; charset="utf-8" Document the Synopsys DWC3 USB controller found on the Hawi platform. Signed-off-by: Ronak Raheja Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml b/Do= cumentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml index 8201656b41ed..2d10994f7b44 100644 --- a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml +++ b/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml @@ -27,6 +27,7 @@ properties: - qcom,eliza-dwc3 - qcom,glymur-dwc3 - qcom,glymur-dwc3-mp + - qcom,hawi-dwc3 - qcom,ipq4019-dwc3 - qcom,ipq5018-dwc3 - qcom,ipq5332-dwc3 @@ -203,6 +204,7 @@ allOf: compatible: contains: enum: + - qcom,hawi-dwc3 - qcom,ipq5424-dwc3 - qcom,ipq9574-dwc3 - qcom,kaanapali-dwc3 @@ -540,6 +542,7 @@ allOf: contains: enum: - qcom,eliza-dwc3 + - qcom,hawi-dwc3 - qcom,ipq4019-dwc3 - qcom,ipq8064-dwc3 - qcom,kaanapali-dwc3 --=20 2.34.1 From nobody Wed Jun 17 05:14:06 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53ACC386441 for ; Mon, 27 Apr 2026 21:42:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326167; cv=none; b=hdL8bcJLtFkunjikdgc23SbKSktcvrrUlmxQjlC6EH4LUobfzXwVZ/GXPXRFmiSZtJ6BK9iomSMkm0rRAn6InVWCc0za2aZFjRQivCWh7d7MwPksqsQN4lOaUcMFJGuLEz5P+3iACwS40y/qEvQI64U+JTQptGPElBcj3BTSAZ8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777326167; c=relaxed/simple; bh=uw4V+B7+t2cS9fxUGJzEQ7PDOrnJ0Qlz4lTdJNTmnow=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=piAwlXd2A5cjS4yQSVGlKipPJOP9c0lZyh2nRfgSs2bALc7KNy1UQqtZQEihLC6k3GseBqbtoTdBbd8DzPIL5PT1RXxAxzGfBZT2iGyl1edzn5e/XySEuGF1KStJu8RTs1/dzUKRI72XUDvmkOsyiixw/qM8g3y6M2SkKUxYTk4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QmnCGXP7; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=HUTf9Atv; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QmnCGXP7"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="HUTf9Atv" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63RLCVHl3962106 for ; Mon, 27 Apr 2026 21:42:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=jOnqOHnDIgR D38YYduiVZKhDrJNGyymPdUYwPxflU+g=; b=QmnCGXP7w66E4B3ZVS2p+RudyVG txhXOVcurLkyYuWbxxy26asXZTPOyyoy1BiYnc5uuDNprh19ZFfoQ65y6DogcogP kL+YZvHIjnznjbRmEXAIu0+mgcoG5xYQYRUbfeTMbCIsuyHWmRmEhvshy0Q2cHrR gMcQLdUnl5nwSFAniecwYVg4OfHLfueuzhL5d5U0vsUtzHuGsQt1m6U6kLaEaTEg ebjSXWg1rraME9FKkhWnpl6DA+tFmJzU6byjqqV4vPfyDAuNyDMtHydfiQpv1WwM Sr6Rhq4jeS5ToOdyxM3YlrWjY9vLgn+BcBrFJr2wwcHNqOMT+skC4NPmL3w== Received: from mail-dl1-f72.google.com (mail-dl1-f72.google.com [74.125.82.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dt4k3329b-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 27 Apr 2026 21:42:44 +0000 (GMT) Received: by mail-dl1-f72.google.com with SMTP id a92af1059eb24-12c21dbc9c1so40507670c88.0 for ; Mon, 27 Apr 2026 14:42:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777326164; x=1777930964; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jOnqOHnDIgRD38YYduiVZKhDrJNGyymPdUYwPxflU+g=; b=HUTf9AtvulKsijy+gF6YXYkSXsQW69ygjCK9JVFbU3f5P1Af2r85LEvewM37riIZsf 7Djo0V/kIGhNpLv1Mx+yuUytTgU2rJFrLxnNnSLCLfJW/eQsJwE7hT5KGPTCYSmC8Nc9 5f4OxoOWKVWR6tAIvaudAgqiJRQkWvQhQ4AJ4itb2/HRAMPc7BUpR2nllxNHjVBFDC7C Usd71r33rdYR3IBUMmHktLqMwnK5yQuyj6Kt0MVwiPsd1vh63X1688z3Fb4ESYnTQnSv UElf3HN5O1mW2dsNYcwlGvhWwPHuG82T7xQjqLR5oS7LvUOKQLgDJPxM7RTtqExsnI8r Q1SA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777326164; x=1777930964; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jOnqOHnDIgRD38YYduiVZKhDrJNGyymPdUYwPxflU+g=; b=NxC5fWjlbJX9GUaBJDfxwoaA+GVB57tRQLEMDB+2nBiTl4c220Zr9jVfZzZqaUujmi aFiaPINmqm2d4h5hEynSMCz2nFSilUZ4CQ4X18qgLaRV0dOXOrmmajF4mk4DOZ0DfQpc kaJhRLxmDa8aZk8LMegkzxHo+MDOck4KVruukxkIje1jN8o0V4uRjPZIku/cy+YHqwhp JkvCq/q8vQ7sN8P5avZlwEvBeJfeCxxqz/FQn6E7XFLzPBrvINJCynrOI6VT+/xX9x91 QmGG1LDhX/IWEyv3p7d0n2wtmtOERW2tcVMq6M+8Wv2+9wAiYgGGrDCAGMlo503P1h1q C93w== X-Forwarded-Encrypted: i=1; AFNElJ/zy4xMMsjfTBoTPwCUQsTNjuFKdlUiShn+v8zZbiOVvVMxXT7lLvi6zhQGFogddxgVO3BumYMtNfarsbM=@vger.kernel.org X-Gm-Message-State: AOJu0Yxrax7N8H9+bh+5Sgxc8I12/r1ZUk/cW8oaEiiKSPTmDvP4ACWO ZMpIyB52bxbFQo87w/fVJ2niq+ptfh/Y3S6bDisJKxVS0r4ZdSOsUGiJassvaNttnehBCH6IeoB CTKs6KO8nH4USzVr4a9bt+iNi6kedBOwDC3Dj9FGMwbVbd3qAwdZAKE/dQq3/W47rtkw= X-Gm-Gg: AeBDiet3Q7+mH02ErW+xp5tgvXF6y3oxlwk/yCB4TAgmt02iS4CQTi+B8EqbSxRpp+L bcHuHHk2g2oM3Pur/cgassS6cuPm9edgWmvE/DxA9FzdScVudpat4VA6ptygXTW4nVM70rXzx0k DiKdu1nUOYW+cycz7ghsUQgH/oH4mXXadaSZ3v7IMEIt4EYRO95G8YyMg2TqYCygMCgrkBCCBaO lugbxyAqZA3GNqEyCnbrrPHslh4D5XCzlzvugFHwXAlzb/S9lELXO2GxzJpB3KJAw4jpUpgR+ay 8lY3rh0GgokACF1aRZZSkeg5+Id/xZxa6rEedHHbXtGbUVN1D1yMtNjfHZDdit6uyA7rnysEH/y XVfcAqgBeME6V3/KOr4CV0vF9fmFh7hMIgZ4cRc9cdhuDUvvoKX35i7/1DwJttveivoAnMpSoa8 fVSXGgbkrSmQ== X-Received: by 2002:a05:7022:b8a:b0:12d:b8e5:5b4 with SMTP id a92af1059eb24-12ddd986d02mr322129c88.17.1777326163539; Mon, 27 Apr 2026 14:42:43 -0700 (PDT) X-Received: by 2002:a05:7022:b8a:b0:12d:b8e5:5b4 with SMTP id a92af1059eb24-12ddd986d02mr322096c88.17.1777326162779; Mon, 27 Apr 2026 14:42:42 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12ddd927bbbsm653119c88.2.2026.04.27.14.42.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 14:42:42 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, krzysztof.kozlowski@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/4] phy: qualcomm: qmp-combo: Add support for Hawi SoC Date: Mon, 27 Apr 2026 14:42:17 -0700 Message-Id: <20260427214217.2735240-5-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> References: <20260427214217.2735240-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI3MDIzMCBTYWx0ZWRfXyYuWUv1T6EQd wRwRFkKmHc3uxrSa9tOKA2yc8eWSsXLWygj51FByi104VuxRbrNpge2wFH41IoIXrCRwO20jgB9 oYHh5Biu7BUhUrDnpA2rBfKzaAP7mXHXio1/0hGKh1Yab+gBYBNqh5wnlV9C9A9GdMMZiTpVzYG qDtD/w/v1dHxOp2SGrimGCENx0/KHK3J/Rh9uy8/lJxGpvlqayPY0QE2i+WHwc2lIFg7GC3yJdg bxO2P6NlV+Orepct/nZGw8jh/AhJkgwOKILpPQLJJJGPLiIggrGyj4YoyvoF1hNzglxJ/u1o3dI c68Aah9iFw27gspI+87HEC3FCMa0hTYgzQKMNCLutPj9yJGJnaf8ZpqDOx8k50TWIBxw7Kn+1fd mhrEydcwIaIeZSqEVQcNFRvOXkdwONlu4sJRiY124i+YZkjNhYVPdsPLSrcYzJQJ/ookLNX5y5T EKOlMtLaYLYNRjZcxAg== X-Authority-Analysis: v=2.4 cv=a7QAM0SF c=1 sm=1 tr=0 ts=69efd854 cx=c_pps a=bS7HVuBVfinNPG3f6cIo3Q==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=94TNKR-hkEinp_EYofMA:9 a=vBUdepa8ALXHeOFLBtFW:22 X-Proofpoint-GUID: iYKr_w3H-bv8K9Hm8rhWNmjMJmSnh0R0 X-Proofpoint-ORIG-GUID: iYKr_w3H-bv8K9Hm8rhWNmjMJmSnh0R0 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-27_04,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 spamscore=0 phishscore=0 impostorscore=0 lowpriorityscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604270230 Content-Type: text/plain; charset="utf-8" Add support for the USB3-DP combo PHY found on Hawi platform. The QMP PHY for Hawi uses QSERDES V10 register layouts. Add the required PHY sequences from the hardware programming guide and new V10 register header files. Also add a new v10 offset structure to incorporate the new COM AON register module. Signed-off-by: Ronak Raheja Reviewed-by: Konrad Dybcio Reviewed-by: Abel Vesa --- .../phy/qualcomm/phy-qcom-qmp-com-aon-v10.h | 15 ++ drivers/phy/qualcomm/phy-qcom-qmp-combo.c | 231 +++++++++++++++++- .../phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h | 15 ++ .../phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h | 13 + .../phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h | 19 ++ drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h | 34 +++ .../qualcomm/phy-qcom-qmp-qserdes-com-v10.h | 89 +++++++ .../qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h | 89 +++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 5 + 9 files changed, 506 insertions(+), 4 deletions(-) create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-com-aon-v10.h new file mode 100644 index 000000000000..6542b586be89 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_COM_AON_V10_H_ +#define QCOM_PHY_QMP_COM_AON_V10_H_ + +/* Only for QMP V10 PHY - COM AON registers */ + +#define QPHY_V10_COM_AON_USB3_AON_TOGGLE_ENABLE 0x00 +#define QPHY_V10_COM_AON_DP_AON_TOGGLE_ENABLE 0x04 +#define QPHY_V10_COM_AON_DUMMY_STATUS 0x08 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c b/drivers/phy/qualco= mm/phy-qcom-qmp-combo.c index 93f1aa10d400..53b709ea93d5 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-combo.c @@ -32,6 +32,7 @@ #include "phy-qcom-qmp.h" #include "phy-qcom-qmp-pcs-aon-v6.h" #include "phy-qcom-qmp-pcs-aon-v8.h" +#include "phy-qcom-qmp-pcs-aon-v10.h" #include "phy-qcom-qmp-pcs-misc-v3.h" #include "phy-qcom-qmp-pcs-misc-v4.h" #include "phy-qcom-qmp-pcs-misc-v5.h" @@ -40,6 +41,7 @@ #include "phy-qcom-qmp-pcs-usb-v5.h" #include "phy-qcom-qmp-pcs-usb-v6.h" #include "phy-qcom-qmp-pcs-usb-v8.h" +#include "phy-qcom-qmp-pcs-usb-v10.h" =20 #include "phy-qcom-qmp-dp-com-v3.h" =20 @@ -49,9 +51,12 @@ #include "phy-qcom-qmp-dp-phy-v5.h" #include "phy-qcom-qmp-dp-phy-v6.h" #include "phy-qcom-qmp-dp-phy-v8.h" +#include "phy-qcom-qmp-dp-phy-v10.h" =20 #include "phy-qcom-qmp-usb43-pcs-v8.h" =20 +#include "phy-qcom-qmp-com-aon-v10.h" + /* QPHY_V3_DP_COM_RESET_OVRD_CTRL register bits */ /* DP PHY soft reset */ #define SW_DPPHY_RESET BIT(0) @@ -268,6 +273,36 @@ static const unsigned int qmp_v8_usb3phy_regs_layout[Q= PHY_LAYOUT_SIZE] =3D { [QPHY_TX_TRANSCEIVER_BIAS_EN] =3D QSERDES_V8_TX_TRANSCEIVER_BIAS_EN, }; =20 +static const unsigned int qmp_v10_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = =3D { + [QPHY_SW_RESET] =3D QPHY_V10_PCS_SW_RESET, + [QPHY_START_CTRL] =3D QPHY_V10_PCS_START_CONTROL, + [QPHY_PCS_STATUS] =3D QPHY_V10_PCS_PCS_STATUS1, + [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V10_PCS_POWER_DOWN_CONTROL, + + /* In PCS_USB */ + [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V10_PCS_USB3_AUTONOMOUS_MODE_CTR= L, + [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V10_PCS_USB3_LFPS_RXTERM_IRQ_CL= EAR, + + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V10_PCS_AON_CLAMP_ENABLE, + + [QPHY_AON_TOGGLE_ENABLE] =3D QPHY_V10_COM_AON_USB3_AON_TOGGLE_ENABLE, + [QPHY_DP_AON_TOGGLE_ENABLE] =3D QPHY_V10_COM_AON_DP_AON_TOGGLE_ENABLE, + + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V10_COM_RESETSM_CNTRL, + [QPHY_COM_C_READY_STATUS] =3D QSERDES_V10_COM_C_READY_STATUS, + [QPHY_COM_CMN_STATUS] =3D QSERDES_V10_COM_CMN_STATUS, + [QPHY_COM_BIAS_EN_CLKBUFLR_EN] =3D QSERDES_V10_COM_BIAS_EN_CLKBUFLR_EN, + + [QPHY_DP_PHY_STATUS] =3D QSERDES_V10_DP_PHY_STATUS, + [QPHY_DP_PHY_VCO_DIV] =3D QSERDES_V10_DP_PHY_VCO_DIV, + + [QPHY_TX_TX_POL_INV] =3D QSERDES_V10_TX_TX_POL_INV, + [QPHY_TX_TX_DRV_LVL] =3D QSERDES_V10_TX_TX_DRV_LVL, + [QPHY_TX_TX_EMP_POST1_LVL] =3D QSERDES_V10_TX_TX_EMP_POST1_LVL, + [QPHY_TX_HIGHZ_DRVR_EN] =3D QSERDES_V10_TX_HIGHZ_DRVR_EN, + [QPHY_TX_TRANSCEIVER_BIAS_EN] =3D QSERDES_V10_TX_TRANSCEIVER_BIAS_EN, +}; + static const unsigned int qmp_v8_n3_usb43dpphy_regs_layout[QPHY_LAYOUT_SIZ= E] =3D { [QPHY_SW_RESET] =3D QPHY_V8_USB43_PCS_SW_RESET, [QPHY_START_CTRL] =3D QPHY_V8_USB43_PCS_START_CONTROL, @@ -2058,6 +2093,141 @@ static const struct qmp_phy_init_tbl x1e80100_usb43= dp_pcs_usb_tbl[] =3D { QMP_PHY_INIT_CFG(QPHY_V6_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07), }; =20 +static const struct qmp_phy_init_tbl hawi_usb3_serdes_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE1, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE1, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MSB_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE1, 0x75), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE1_MODE1, 0x25), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE2_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CORE_CLK_DIV_MODE0, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE0, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE0, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MSB_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE0, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE0, 0x75), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE1_MODE0, 0x25), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE2_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_EN_CENTER, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYSCLK_BUF_ENABLE, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYSCLK_EN_SEL, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP_CFG, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE_MAP, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORE_CLK_EN, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_1, 0xb6), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_2, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_3, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_ADDITIONAL_MISC, 0x0c), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_tx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_TX, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_RX, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_1, 0xe5), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_3, 0x11), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_4, 0x31), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_5, 0x5d), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RCV_DETECT_LVL_2, 0x12), + QMP_PHY_INIT_CFG_LANE(QSERDES_V10_TX_PI_QEC_CTRL, 0x21, 1), + QMP_PHY_INIT_CFG_LANE(QSERDES_V10_TX_PI_QEC_CTRL, 0x05, 2), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FO_GAIN, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SO_GAIN, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_PI_CONTROLS, 0x99), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH2, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_GAIN1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_GAIN2, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_AUX_DATA_TCOARSE_TFINE, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VGA_CAL_CNTRL1, 0x54), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VGA_CAL_CNTRL2, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_GM_CAL, 0x13), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_IDAC_TSETTLE_HIGH, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x27), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_ENABLES, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CNTRL, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_DEGLITCH_CNTRL, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_LOW, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH2, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH3, 0xdf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH4, 0xed), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_LOW, 0x19), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH2, 0x91), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH3, 0xb7), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH4, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DFE_EN_TIMER, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DCC_CTRL1, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VTH_CODE, 0x10), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CAL_CTRL1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CAL_TRIM, 0x08), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG1, 0xc4), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG2, 0x89), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG3, 0x20), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG6, 0x13), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_REFGEN_REQ_CONFIG1, 0x21), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RX_SIGDET_LVL, 0x55), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RX_CONFIG, 0x0a), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_ALIGN_DETECT_CONFIG1, 0x88), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_ALIGN_DETECT_CONFIG2, 0x13), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_PCS_TX_RX_CONFIG, 0x04), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_PCS_TX_RX_CONFIG2, 0x01), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_EQ_CONFIG1, 0x4b), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_EQ_CONFIG5, 0x10), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_pcs_usb_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_L, 0x40), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_H, 0x00), +}; + /* list of regulators */ static struct regulator_bulk_data qmp_phy_vreg_l[] =3D { { .supply =3D "vdda-phy", .init_load_uA =3D 21800, }, @@ -2198,6 +2368,7 @@ struct qmp_combo_offsets { u16 dp_txa; u16 dp_txb; u16 dp_dp_phy; + u16 aon_toggle; }; =20 struct qmp_phy_cfg { @@ -2270,6 +2441,7 @@ struct qmp_combo { const struct qmp_phy_cfg *cfg; =20 void __iomem *com; + void __iomem *aon_toggle; =20 void __iomem *serdes; void __iomem *tx; @@ -2416,6 +2588,24 @@ static const struct qmp_combo_offsets qmp_combo_offs= ets_v8 =3D { .dp_dp_phy =3D 0x3c00, }; =20 +static const struct qmp_combo_offsets qmp_combo_offsets_v10 =3D { + .com =3D 0x0000, + .aon_toggle =3D 0x0400, + .txa =3D 0x1400, + .rxa =3D 0x1600, + .txb =3D 0x1800, + .rxb =3D 0x1a00, + .usb3_serdes =3D 0x1000, + .usb3_pcs_misc =3D 0x1c00, + .usb3_pcs =3D 0x1e00, + .usb3_pcs_aon =3D 0x2000, + .usb3_pcs_usb =3D 0x2100, + .dp_serdes =3D 0x3000, + .dp_txa =3D 0x3400, + .dp_txb =3D 0x3800, + .dp_dp_phy =3D 0x3c00, +}; + static const struct qmp_combo_offsets qmp_combo_usb43dp_offsets_v8 =3D { .com =3D 0x0000, .usb3_pcs_aon =3D 0x0100, @@ -2705,6 +2895,27 @@ static const struct qmp_phy_cfg x1e80100_usb3dpphy_c= fg =3D { .regs =3D qmp_v6_n4_usb3phy_regs_layout, }; =20 +static const struct qmp_phy_cfg hawi_usb3dpphy_cfg =3D { + .offsets =3D &qmp_combo_offsets_v10, + + .serdes_tbl =3D hawi_usb3_serdes_tbl, + .serdes_tbl_num =3D ARRAY_SIZE(hawi_usb3_serdes_tbl), + .tx_tbl =3D hawi_usb3_tx_tbl, + .tx_tbl_num =3D ARRAY_SIZE(hawi_usb3_tx_tbl), + .rx_tbl =3D hawi_usb3_rx_tbl, + .rx_tbl_num =3D ARRAY_SIZE(hawi_usb3_rx_tbl), + .pcs_tbl =3D hawi_usb3_pcs_tbl, + .pcs_tbl_num =3D ARRAY_SIZE(hawi_usb3_pcs_tbl), + .pcs_usb_tbl =3D hawi_usb3_pcs_usb_tbl, + .pcs_usb_tbl_num =3D ARRAY_SIZE(hawi_usb3_pcs_usb_tbl), + + .regs =3D qmp_v10_usb3phy_regs_layout, + .reset_list =3D msm8996_usb3phy_reset_l, + .num_resets =3D ARRAY_SIZE(msm8996_usb3phy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), +}; + static const struct qmp_phy_cfg sm6350_usb3dpphy_cfg =3D { .offsets =3D &qmp_combo_offsets_v3, =20 @@ -3662,13 +3873,18 @@ static int qmp_combo_com_init(struct qmp_combo *qmp= , bool force) { const struct qmp_phy_cfg *cfg =3D qmp->cfg; void __iomem *com =3D qmp->com; - void __iomem *pcs_aon =3D qmp->pcs_aon; + void __iomem *aon_toggle; int ret; u32 val; =20 if (!force && qmp->init_count++) return 0; =20 + if (qmp->aon_toggle) + aon_toggle =3D qmp->aon_toggle; + else + aon_toggle =3D qmp->pcs_aon; + ret =3D regulator_bulk_enable(cfg->num_vregs, qmp->vregs); if (ret) { dev_err(qmp->dev, "failed to enable regulators, err=3D%d\n", ret); @@ -3699,9 +3915,9 @@ static int qmp_combo_com_init(struct qmp_combo *qmp, = bool force) SW_USB3PHY_RESET_MUX | SW_USB3PHY_RESET); =20 /* override hardware control for reset of qmp phy */ - if (pcs_aon && cfg->regs[QPHY_AON_TOGGLE_ENABLE]) { - qphy_clrbits(pcs_aon, cfg->regs[QPHY_AON_TOGGLE_ENABLE], 0x1); - qphy_clrbits(pcs_aon, cfg->regs[QPHY_DP_AON_TOGGLE_ENABLE], 0x1); + if (aon_toggle && cfg->regs[QPHY_AON_TOGGLE_ENABLE]) { + qphy_clrbits(aon_toggle, cfg->regs[QPHY_AON_TOGGLE_ENABLE], 0x1); + qphy_clrbits(aon_toggle, cfg->regs[QPHY_DP_AON_TOGGLE_ENABLE], 0x1); } =20 /* Use software based port select and switch on typec orientation */ @@ -4733,6 +4949,9 @@ static int qmp_combo_parse_dt(struct qmp_combo *qmp) } qmp->dp_dp_phy =3D base + offs->dp_dp_phy; =20 + if (offs->aon_toggle) + qmp->aon_toggle =3D base + offs->aon_toggle; + ret =3D qmp_combo_clk_init(qmp); if (ret) return ret; @@ -4986,6 +5205,10 @@ static const struct of_device_id qmp_combo_of_match_= table[] =3D { .compatible =3D "qcom,glymur-qmp-usb3-dp-phy", .data =3D &glymur_usb3dpphy_cfg, }, + { + .compatible =3D "qcom,hawi-qmp-usb3-dp-phy", + .data =3D &hawi_usb3dpphy_cfg, + }, { .compatible =3D "qcom,sar2130p-qmp-usb3-dp-phy", .data =3D &sar2130p_usb3dpphy_cfg, diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h b/drivers/phy/q= ualcomm/phy-qcom-qmp-dp-phy-v10.h new file mode 100644 index 000000000000..6f3ea7d13556 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_DP_PHY_V10_H_ +#define QCOM_PHY_QMP_DP_PHY_V10_H_ + +/* Only for QMP V10 PHY - DP PHY registers */ + +#define QSERDES_V10_DP_PHY_VCO_DIV 0x070 +#define QSERDES_V10_DP_PHY_AUX_INTERRUPT_STATUS 0x0e0 +#define QSERDES_V10_DP_PHY_STATUS 0x0e4 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-aon-v10.h new file mode 100644 index 000000000000..b858381bc238 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_AON_V10_H_ +#define QCOM_PHY_QMP_PCS_AON_V10_H_ + +/* Only for QMP V10 PHY - PCS AON registers */ + +#define QPHY_V10_PCS_AON_CLAMP_ENABLE 0x00 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-usb-v10.h new file mode 100644 index 000000000000..0cc25e6acf58 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_USB_V10_H_ +#define QCOM_PHY_QMP_PCS_USB_V10_H_ + +/* Only for QMP V10 PHY - USB PCS registers */ + +#define QPHY_V10_PCS_USB3_POWER_STATE_CONFIG1 0x00 +#define QPHY_V10_PCS_USB3_AUTONOMOUS_MODE_CTRL 0x08 +#define QPHY_V10_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR 0x14 +#define QPHY_V10_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0x18 +#define QPHY_V10_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x3c +#define QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_L 0x40 +#define QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_H 0x44 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h b/drivers/phy/qual= comm/phy-qcom-qmp-pcs-v10.h new file mode 100644 index 000000000000..ac0fc434984b --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h @@ -0,0 +1,34 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_V10_H_ +#define QCOM_PHY_QMP_PCS_V10_H_ + +/* Only for QMP V10 PHY - PCS registers */ + +#define QPHY_V10_PCS_SW_RESET 0x000 +#define QPHY_V10_PCS_PCS_STATUS1 0x014 +#define QPHY_V10_PCS_POWER_DOWN_CONTROL 0x040 +#define QPHY_V10_PCS_START_CONTROL 0x044 +#define QPHY_V10_PCS_POWER_STATE_CONFIG1 0x090 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG1 0x0c4 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG2 0x0c8 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG3 0x0cc +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG6 0x0d8 +#define QPHY_V10_PCS_REFGEN_REQ_CONFIG1 0x0dc +#define QPHY_V10_PCS_RX_SIGDET_LVL 0x188 +#define QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_L 0x190 +#define QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_H 0x194 +#define QPHY_V10_PCS_RATE_SLEW_CNTRL1 0x198 +#define QPHY_V10_PCS_RX_CONFIG 0x1b0 +#define QPHY_V10_PCS_ALIGN_DETECT_CONFIG1 0x1c0 +#define QPHY_V10_PCS_ALIGN_DETECT_CONFIG2 0x1c4 +#define QPHY_V10_PCS_PCS_TX_RX_CONFIG 0x1d0 +#define QPHY_V10_PCS_PCS_TX_RX_CONFIG2 0x1d4 +#define QPHY_V10_PCS_EQ_CONFIG1 0x1e0 +#define QPHY_V10_PCS_EQ_CONFIG2 0x1e4 +#define QPHY_V10_PCS_EQ_CONFIG5 0x1f0 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h b/drivers/= phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h new file mode 100644 index 000000000000..92fbde7c9c7c --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h @@ -0,0 +1,89 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_COM_V10_H_ +#define QCOM_PHY_QMP_QSERDES_COM_V10_H_ + +/* Only for QMP V10 PHY - QSERDES COM registers */ + +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1 0x00 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1 0x04 +#define QSERDES_V10_COM_CP_CTRL_MODE1 0x10 +#define QSERDES_V10_COM_PLL_RCTRL_MODE1 0x14 +#define QSERDES_V10_COM_PLL_CCTRL_MODE1 0x18 +#define QSERDES_V10_COM_CORECLK_DIV_MODE1 0x1c +#define QSERDES_V10_COM_LOCK_CMP1_MODE1 0x20 +#define QSERDES_V10_COM_LOCK_CMP2_MODE1 0x24 +#define QSERDES_V10_COM_DEC_START_MODE1 0x28 +#define QSERDES_V10_COM_DEC_START_MSB_MODE1 0x2c +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE1 0x30 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE1 0x34 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE1 0x38 +#define QSERDES_V10_COM_HSCLK_SEL_1 0x3c +#define QSERDES_V10_COM_INTEGLOOP_GAIN0_MODE1 0x40 +#define QSERDES_V10_COM_INTEGLOOP_GAIN1_MODE1 0x44 +#define QSERDES_V10_COM_VCO_TUNE1_MODE1 0x48 +#define QSERDES_V10_COM_VCO_TUNE2_MODE1 0x4c +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0x50 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x54 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0x58 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x5c +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0 0x60 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0 0x64 +#define QSERDES_V10_COM_CP_CTRL_MODE0 0x70 +#define QSERDES_V10_COM_PLL_RCTRL_MODE0 0x74 +#define QSERDES_V10_COM_PLL_CCTRL_MODE0 0x78 +#define QSERDES_V10_COM_PLL_CORE_CLK_DIV_MODE0 0x7c +#define QSERDES_V10_COM_LOCK_CMP1_MODE0 0x80 +#define QSERDES_V10_COM_LOCK_CMP2_MODE0 0x84 +#define QSERDES_V10_COM_DEC_START_MODE0 0x88 +#define QSERDES_V10_COM_DEC_START_MSB_MODE0 0x8c +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE0 0x90 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE0 0x94 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE0 0x98 +#define QSERDES_V10_COM_HSCLK_HS_SWITCH_SEL_1 0x9c +#define QSERDES_V10_COM_INTEGLOOP_GAIN0_MODE0 0xa0 +#define QSERDES_V10_COM_INTEGLOOP_GAIN1_MODE0 0xa4 +#define QSERDES_V10_COM_VCO_TUNE1_MODE0 0xa8 +#define QSERDES_V10_COM_VCO_TUNE2_MODE0 0xac +#define QSERDES_V10_COM_BG_TIMER 0xbc +#define QSERDES_V10_COM_SSC_EN_CENTER 0xc0 +#define QSERDES_V10_COM_SSC_ADJ_PER1 0xc4 +#define QSERDES_V10_COM_SSC_PER1 0xcc +#define QSERDES_V10_COM_SSC_PER2 0xd0 +#define QSERDES_V10_COM_POST_DIV_MUX 0xd8 +#define QSERDES_V10_COM_BIAS_EN_CLKBUFLR_EN 0xdc +#define QSERDES_V10_COM_CLK_ENABLE1 0xe0 +#define QSERDES_V10_COM_SYS_CLK_CTRL 0xe4 +#define QSERDES_V10_COM_SYSCLK_BUF_ENABLE 0xe8 +#define QSERDES_V10_COM_PLL_IVCO 0xf4 +#define QSERDES_V10_COM_PLL_IVCO_MODE1 0xf8 +#define QSERDES_V10_COM_CMN_IETRIM 0xfc +#define QSERDES_V10_COM_CMN_IPTRIM 0x100 +#define QSERDES_V10_COM_SYSCLK_EN_SEL 0x110 +#define QSERDES_V10_COM_RESETSM_CNTRL 0x118 +#define QSERDES_V10_COM_LOCK_CMP_EN 0x120 +#define QSERDES_V10_COM_LOCK_CMP_CFG 0x124 +#define QSERDES_V10_COM_VCO_TUNE_CTRL 0x13c +#define QSERDES_V10_COM_VCO_TUNE_MAP 0x140 +#define QSERDES_V10_COM_VCO_TUNE_INITVAL2 0x148 +#define QSERDES_V10_COM_VCO_TUNE_MAXVAL2 0x158 +#define QSERDES_V10_COM_CLK_SELECT 0x164 +#define QSERDES_V10_COM_CORE_CLK_EN 0x170 +#define QSERDES_V10_COM_CMN_CONFIG_1 0x174 +#define QSERDES_V10_COM_SVS_MODE_CLK_SEL 0x17c +#define QSERDES_V10_COM_CMN_MISC_1 0x184 +#define QSERDES_V10_COM_CMN_MODE 0x188 +#define QSERDES_V10_COM_PLL_VCO_DC_LEVEL_CTRL 0x198 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_1 0x1a4 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_2 0x1a8 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_3 0x1ac +#define QSERDES_V10_COM_ADDITIONAL_MISC 0x1b4 +#define QSERDES_V10_COM_ADDITIONAL_MISC_2 0x1b8 +#define QSERDES_V10_COM_ADDITIONAL_MISC_3 0x1bc +#define QSERDES_V10_COM_CMN_STATUS 0x2c8 +#define QSERDES_V10_COM_C_READY_STATUS 0x2f0 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h b/drivers= /phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h new file mode 100644 index 000000000000..84f1adee5ff7 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h @@ -0,0 +1,89 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ +#define QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ + +/* Only for QMP V10 PHY - QSERDES TX/RX registers */ + +/* TX registers */ +#define QSERDES_V10_TX_CLKBUF_ENABLE 0x08 +#define QSERDES_V10_TX_TX_EMP_POST1_LVL 0x0c +#define QSERDES_V10_TX_TX_DRV_LVL 0x14 +#define QSERDES_V10_TX_RESET_TSYNC_EN 0x1c +#define QSERDES_V10_TX_PRE_STALL_LDO_BOOST_EN 0x20 +#define QSERDES_V10_TX_TX_BAND 0x24 +#define QSERDES_V10_TX_INTERFACE_SELECT 0x2c +#define QSERDES_V10_TX_RES_CODE_LANE_TX 0x34 +#define QSERDES_V10_TX_RES_CODE_LANE_RX 0x38 +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX 0x3c +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX 0x40 +#define QSERDES_V10_TX_TRANSCEIVER_BIAS_EN 0x54 +#define QSERDES_V10_TX_HIGHZ_DRVR_EN 0x58 +#define QSERDES_V10_TX_TX_POL_INV 0x5c +#define QSERDES_V10_TX_PARRATE_REC_DETECT_IDLE_EN 0x60 +#define QSERDES_V10_TX_BIST_PATTERN7 0x7c +#define QSERDES_V10_TX_LANE_MODE_1 0x84 +#define QSERDES_V10_TX_LANE_MODE_2 0x88 +#define QSERDES_V10_TX_LANE_MODE_3 0x8c +#define QSERDES_V10_TX_LANE_MODE_4 0x90 +#define QSERDES_V10_TX_LANE_MODE_5 0x94 +#define QSERDES_V10_TX_RCV_DETECT_LVL_2 0xa4 +#define QSERDES_V10_TX_TRAN_DRVR_EMP_EN 0xc0 +#define QSERDES_V10_TX_TX_INTERFACE_MODE 0xc4 +#define QSERDES_V10_TX_VMODE_CTRL1 0xc8 +#define QSERDES_V10_TX_PI_QEC_CTRL 0xe4 + +/* RX registers */ +#define QSERDES_V10_RX_UCDR_FO_GAIN 0x08 +#define QSERDES_V10_RX_UCDR_SO_GAIN 0x14 +#define QSERDES_V10_RX_UCDR_FASTLOCK_FO_GAIN 0x30 +#define QSERDES_V10_RX_UCDR_SO_SATURATION_AND_ENABLE 0x34 +#define QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_LOW 0x3c +#define QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_HIGH 0x40 +#define QSERDES_V10_RX_UCDR_PI_CONTROLS 0x44 +#define QSERDES_V10_RX_UCDR_SB2_THRESH1 0x4c +#define QSERDES_V10_RX_UCDR_SB2_THRESH2 0x50 +#define QSERDES_V10_RX_UCDR_SB2_GAIN1 0x54 +#define QSERDES_V10_RX_UCDR_SB2_GAIN2 0x58 +#define QSERDES_V10_RX_AUX_DATA_TCOARSE_TFINE 0x60 +#define QSERDES_V10_RX_TX_ADAPT_POST_THRESH 0xcc +#define QSERDES_V10_RX_VGA_CAL_CNTRL1 0xd4 +#define QSERDES_V10_RX_VGA_CAL_CNTRL2 0xd8 +#define QSERDES_V10_RX_GM_CAL 0xdc +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL2 0xec +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL3 0xf0 +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL4 0xf4 +#define QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW 0xf8 +#define QSERDES_V10_RX_RX_IDAC_TSETTLE_HIGH 0xfc +#define QSERDES_V10_RX_RX_IDAC_ENABLES 0x100 +#define QSERDES_V10_RX_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET 0x104 +#define QSERDES_V10_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x110 +#define QSERDES_V10_RX_SIGDET_ENABLES 0x118 +#define QSERDES_V10_RX_SIGDET_CNTRL 0x11c +#define QSERDES_V10_RX_SIGDET_DEGLITCH_CNTRL 0x124 +#define QSERDES_V10_RX_RX_MODE_00_LOW 0x15c +#define QSERDES_V10_RX_RX_MODE_00_HIGH 0x160 +#define QSERDES_V10_RX_RX_MODE_00_HIGH2 0x164 +#define QSERDES_V10_RX_RX_MODE_00_HIGH3 0x168 +#define QSERDES_V10_RX_RX_MODE_00_HIGH4 0x16c +#define QSERDES_V10_RX_RX_MODE_01_LOW 0x170 +#define QSERDES_V10_RX_RX_MODE_01_HIGH 0x174 +#define QSERDES_V10_RX_RX_MODE_01_HIGH2 0x178 +#define QSERDES_V10_RX_RX_MODE_01_HIGH3 0x17c +#define QSERDES_V10_RX_RX_MODE_01_HIGH4 0x180 +#define QSERDES_V10_RX_RX_MODE_10_LOW 0x184 +#define QSERDES_V10_RX_RX_MODE_10_HIGH 0x188 +#define QSERDES_V10_RX_RX_MODE_10_HIGH2 0x18c +#define QSERDES_V10_RX_RX_MODE_10_HIGH3 0x190 +#define QSERDES_V10_RX_RX_MODE_10_HIGH4 0x194 +#define QSERDES_V10_RX_DFE_EN_TIMER 0x1a0 +#define QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET 0x1a4 +#define QSERDES_V10_RX_DCC_CTRL1 0x1a8 +#define QSERDES_V10_RX_VTH_CODE 0x1b0 +#define QSERDES_V10_RX_SIGDET_CAL_CTRL1 0x1e4 +#define QSERDES_V10_RX_SIGDET_CAL_TRIM 0x1f8 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index a873bdd7bffe..7af77572970e 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -39,6 +39,9 @@ #include "phy-qcom-qmp-qserdes-txrx-v8.h" #include "phy-qcom-qmp-qserdes-lalb-v8.h" =20 +#include "phy-qcom-qmp-qserdes-com-v10.h" +#include "phy-qcom-qmp-qserdes-txrx-v10.h" + #include "phy-qcom-qmp-qserdes-pll.h" =20 #include "phy-qcom-qmp-pcs-v2.h" @@ -65,6 +68,8 @@ =20 #include "phy-qcom-qmp-pcs-v8_50.h" =20 +#include "phy-qcom-qmp-pcs-v10.h" + /* QPHY_SW_RESET bit */ #define SW_RESET BIT(0) /* QPHY_POWER_DOWN_CONTROL */ --=20 2.34.1