From nobody Tue Jun 16 10:01:55 2026 Received: from DM1PR04CU001.outbound.protection.outlook.com (mail-centralusazon11010007.outbound.protection.outlook.com [52.101.61.7]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 665FE3845CF for ; Mon, 27 Apr 2026 17:10:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.61.7 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777309802; cv=fail; b=SPivYQ58GJOLFo8IGzZdT0IO0i9RSxYY6iPqAkZ4zmXneYQqThHBWjeU4oT+ZCA9SW9FWYiGKG8soCQXbkHlU6POg9f9lC1yZgXo5wJhMKSaNt4dYyRd90yNtdWY3nNhYTWCRTdT4HvAjpUjj9bSR3PQWxQaELErIDcchbBMM7Q= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777309802; c=relaxed/simple; bh=34njAnV25qKozseddokLHDko6dOkr8k9nrNCr2R+9mE=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=J0RTgfi5qb2bDTzUPZwl6tBzw9iWO6MCUKEzHbgvpfZSGfMaS7HwoC0YUULWXQ/jdJMU1YK847Nk7OlCNFQze0av+doQR3v5Lwi/hSGeFwRoM2wGMQRWDjie2SnNFyfCmgtOAHRriy8cFTr2bHDASmnzaH4BQFDEWroVqFMcHHg= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com; spf=fail smtp.mailfrom=amd.com; dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b=PVD8Zk9n; arc=fail smtp.client-ip=52.101.61.7 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=amd.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b="PVD8Zk9n" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=M1fg+AyTefKC2QVdczThJh7MEPRylldZa7hUtAqxhG7paK3XP9JUDdrz6utqpABqdBowpbLyhFD6Ik5m47vr7URFYZCDU8k4RJuYjjtVXVakHP3/qdeZ0drvyUcBL55iKSXt+mWeqD2msqC1xvunJU48oAMYviVNh6XSiF/axJ5CE4QGMZ53ZTlcj5SylRiSRXjfE4KpmVrZy3kAlatDnAVoLM571ZzDgpgtGmlmjNfFt7jnmuBX7t9B6aoC0jd1XB52TabYFspolc0VZgyupOAC0gQfJrRYF4oPfmS6YO+EI2wpB4f+dfjFSrlybDJIjOpIinisRDs0+5iYzz3I6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1yprz9tAEb2HI6EQViEO4TMH25KpHSiN5RuV+KLg360=; b=wSu1iljZoN+c/BUEK2dcipAGCMklZsBInlAzAn8RF76eNU9W6M7xToVbMoaiO3vb0hi26+j0jSN+FoY/9bLFCeHbDlDQVpUXNJRrURBcMvfIvTB++wc4+QPYPyt3I8hlqE+yuYrdJaMiVGYMh3t1YMS9HSlh7drozpQfmQYJqGyib50Ax7yPcp5QKiHCrCzRSbpOlGWbQot/j91Ty5TrRMJWTjPdomgvix0c21+af1t+MAifRuKFZ9pa6iH4ShjsrcQC3HgKE4tAogsP6sh0ALyq9g3LyCnlTxHmuNEHpT1Ikohw8uWwXuhi3xKlq0SwBTXXm13Lgd5P0772tf1Mag== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=kernel.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1yprz9tAEb2HI6EQViEO4TMH25KpHSiN5RuV+KLg360=; b=PVD8Zk9npZ56En9K0Rqa3Zn7VSWU9mJyT9nMN7iGtIZIx3na/160wy1D4eKpdgH0YgJA/VPd7neueMW3QcWs5m+dnzveu5Fet5kQG90FVZoVgE/vfchP1ni5URGqIALc5g5pCsqbPyCXpgB/3xuDD8ihyp0Hp+fqANMqvScQn/o= Received: from BN9PR03CA0599.namprd03.prod.outlook.com (2603:10b6:408:10d::34) by SJ5PPF09E5F035B.namprd12.prod.outlook.com (2603:10b6:a0f:fc02::988) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9846.26; Mon, 27 Apr 2026 17:09:53 +0000 Received: from BN3PEPF0000B372.namprd21.prod.outlook.com (2603:10b6:408:10d:cafe::a1) by BN9PR03CA0599.outlook.office365.com (2603:10b6:408:10d::34) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.26 via Frontend Transport; Mon, 27 Apr 2026 17:09:52 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17) smtp.mailfrom=amd.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=amd.com; Received-SPF: Pass (protection.outlook.com: domain of amd.com designates 165.204.84.17 as permitted sender) receiver=protection.outlook.com; client-ip=165.204.84.17; helo=satlexmb07.amd.com; pr=C Received: from satlexmb07.amd.com (165.204.84.17) by BN3PEPF0000B372.mail.protection.outlook.com (10.167.243.169) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.0 via Frontend Transport; Mon, 27 Apr 2026 17:09:52 +0000 Received: from Satlexmb09.amd.com (10.181.42.218) by satlexmb07.amd.com (10.181.42.216) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 27 Apr 2026 12:09:52 -0500 Received: from satlexmb08.amd.com (10.181.42.217) by satlexmb09.amd.com (10.181.42.218) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Mon, 27 Apr 2026 10:09:51 -0700 Received: from xsjlizhih51.xilinx.com (10.180.168.240) by satlexmb08.amd.com (10.181.42.217) with Microsoft SMTP Server id 15.2.2562.17 via Frontend Transport; Mon, 27 Apr 2026 12:09:51 -0500 From: Lizhi Hou To: , , , , CC: Max Zhen , , , Lizhi Hou Subject: [PATCH V2] accel/amdxdna: Add carveout memory support for non-IOMMU systems Date: Mon, 27 Apr 2026 10:09:49 -0700 Message-ID: <20260427170949.2666601-1-lizhi.hou@amd.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN3PEPF0000B372:EE_|SJ5PPF09E5F035B:EE_ X-MS-Office365-Filtering-Correlation-Id: dca8fda9-5bbb-4b34-5e52-08dea47fcbf8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700016|376014|82310400026|1800799024|56012099003|18002099003; X-Microsoft-Antispam-Message-Info: ri5OSbOVyemZea2aUtQEcLjzISDM2ezj/0axegI1VxlOXbSMduFp4B3tBo57v1rAmhUfkH5lSGnX6aeEmeeaqbZd52VNRSIwy8gdF2PEQi863mWy5XFM+5syKryytgyX7VFc0CIFVnrWmn+3iD4LZSt1PVHLfZkR6idq2WKxhzjvq4cgUzsPouC6zQeK+rAYFgrxf1KdkA6LN+URomP+h8GPInY+wE4kedb2ErS5V3nmuw471ozAzOLUAvYS/g04SEpjUMXPYJnhM22Z/fSNbv45qoargO62QRUXxJOmPdzdZsMyoo2951pgA82shpYnDFbH1CjLBU90j0UIT0cBwBRYS5JIGqxeV+elgoYoO/DSK46pWokDUmP0pTtHZxCWB1hZTRAdG8IdD/47PLhSRmX0olbibfg5041q2Z5gageKfY4f+BsKNxpVz6jFUHR8VUOHQOZ9b1yHzYqC7DMEEq9Vd2zFtcIXmVozGtJkc/FOP9F2rJkzlM/0oiG6XE0ChqlSH30IGh1p7k3sO/5pW+Bw5gY07lyBOsKFc9ZJnkg3Bg4uUZlU9hAEu8E4s9SMEtf/MKPSCqf1l2Lk3BKDoEjIs2oMVhcXNpvB9JDsXOWschA+GIFljfcPlM27KHZLJ2EIh3GriE2yyDdVWLZFbBj/98HKrg1RfKe8XOZK9mW4FzQfg0rxn5NRhJlGH+r2hcjzJL6wk/BEv3kwuxvxPYaPb0mLMVnggSSl6a+BEbnVZq6b4SX6LwKfiSU1le2NaI36j/NsbX36vAoBaytPoA== X-Forefront-Antispam-Report: CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:satlexmb07.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700016)(376014)(82310400026)(1800799024)(56012099003)(18002099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: LUVmgsTNeq8ce0RBqT0qdEguHYOvOK4bzXPWp0rgX9ekkIv9q9Rj8J/h3zb9RRZJsQ/El7gHME8Q9irPqTXnwWf/aSY0oaxovdFJD4RhILBiGfImks/k0oBzjGN+hx54a8sBVeOte7Lm9YtN+sOIfjHR7k5DhMarL02c/1bpcLslSZ0pHhfWkLIs5o6JUJj+DFtcMShUg+jQ3AsUQArh19NOISanhW5wcgnwD43Fk03UpXfFfbTAoYyMBv0IaVxxGW11UwFjVCsoY7WJorQ/OvENabj2QHamIkeGQXuZkYdyClynzKTUrLg8pmdCXjhISQfPc8kdtJalkD1Rxi9V91bX8wZHGmiuSd1snKua75S3eImBhM/ucXLKsyWUWk87KWWWfzZfSzJEllXKJq0on/ICOgwFFrEOdCoXLqsBh2yaNoLDnmSM2+4Ysx0Wqos+ X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Apr 2026 17:09:52.2619 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: dca8fda9-5bbb-4b34-5e52-08dea47fcbf8 X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[satlexmb07.amd.com] X-MS-Exchange-CrossTenant-AuthSource: BN3PEPF0000B372.namprd21.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ5PPF09E5F035B Content-Type: text/plain; charset="utf-8" From: Max Zhen Add support for allocating buffers from reserved carveout memory when IOMMU is not available. This is useful during debugging or bring-up. In this configuration, the device uses physical addresses and does not support scatter-gather lists, requiring physically contiguous buffers. Implement carveout-backed allocation and integrate it into buffer management to support operation in physical address mode. Signed-off-by: Max Zhen Signed-off-by: Lizhi Hou Reviewed-by: Mario Limonciello (AMD) --- drivers/accel/amdxdna/Makefile | 2 + drivers/accel/amdxdna/amdxdna_cbuf.c | 280 ++++++++++++++++++++++++ drivers/accel/amdxdna/amdxdna_cbuf.h | 18 ++ drivers/accel/amdxdna/amdxdna_debugfs.c | 129 +++++++++++ drivers/accel/amdxdna/amdxdna_debugfs.h | 18 ++ drivers/accel/amdxdna/amdxdna_gem.c | 95 ++++++-- drivers/accel/amdxdna/amdxdna_iommu.c | 77 ++++--- drivers/accel/amdxdna/amdxdna_pci_drv.c | 89 +++++--- drivers/accel/amdxdna/amdxdna_pci_drv.h | 8 +- 9 files changed, 636 insertions(+), 80 deletions(-) create mode 100644 drivers/accel/amdxdna/amdxdna_cbuf.c create mode 100644 drivers/accel/amdxdna/amdxdna_cbuf.h create mode 100644 drivers/accel/amdxdna/amdxdna_debugfs.c create mode 100644 drivers/accel/amdxdna/amdxdna_debugfs.h diff --git a/drivers/accel/amdxdna/Makefile b/drivers/accel/amdxdna/Makefile index 79369e497540..d7720c8c8a98 100644 --- a/drivers/accel/amdxdna/Makefile +++ b/drivers/accel/amdxdna/Makefile @@ -12,6 +12,7 @@ amdxdna-y :=3D \ aie2_solver.o \ aie4_message.o \ aie4_pci.o \ + amdxdna_cbuf.o \ amdxdna_ctx.o \ amdxdna_gem.o \ amdxdna_iommu.o \ @@ -28,4 +29,5 @@ amdxdna-y :=3D \ npu6_regs.o =20 amdxdna-$(CONFIG_PCI_IOV) +=3D aie4_sriov.o +amdxdna-$(CONFIG_DEBUG_FS) +=3D amdxdna_debugfs.o obj-$(CONFIG_DRM_ACCEL_AMDXDNA) =3D amdxdna.o diff --git a/drivers/accel/amdxdna/amdxdna_cbuf.c b/drivers/accel/amdxdna/a= mdxdna_cbuf.c new file mode 100644 index 000000000000..a504560aae98 --- /dev/null +++ b/drivers/accel/amdxdna/amdxdna_cbuf.c @@ -0,0 +1,280 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026, Advanced Micro Devices, Inc. + */ + +#include +#include + +#include "amdxdna_cbuf.h" +#include "amdxdna_pci_drv.h" + +/* + * Carveout memory is a chunk of memory which is physically contiguous and + * is reserved during early boot time. There is only one chunk of such mem= ory + * per device. Once available, all BOs accessible from device should be + * allocated from this memory. This is a platform debug/bringup feature. + */ +struct amdxdna_carveout { + u64 addr; + u64 size; + struct drm_mm mm; + struct mutex lock; /* protect mm */ +}; + +bool amdxdna_use_carveout(struct amdxdna_dev *xdna) +{ + return !!xdna->carveout; +} + +void amdxdna_get_carveout_conf(struct amdxdna_dev *xdna, u64 *addr, u64 *s= ize) +{ + if (amdxdna_use_carveout(xdna)) { + *addr =3D xdna->carveout->addr; + *size =3D xdna->carveout->size; + } else { + *addr =3D 0; + *size =3D 0; + } +} + +int amdxdna_carveout_init(struct amdxdna_dev *xdna, u64 carveout_addr, u64= carveout_size) +{ + struct amdxdna_carveout *carveout; + + /* Only allow carveout memory to be set up once. */ + if (amdxdna_use_carveout(xdna)) { + XDNA_ERR(xdna, "Carveout memory has already been set up."); + return -EBUSY; + } + + carveout =3D kzalloc_obj(*carveout); + if (!carveout) + return -ENOMEM; + + carveout->addr =3D carveout_addr; + carveout->size =3D carveout_size; + mutex_init(&carveout->lock); + drm_mm_init(&carveout->mm, carveout->addr, carveout->size); + + xdna->carveout =3D carveout; + XDNA_INFO(xdna, "Use carveout mem: 0x%llx@0x%llx\n", carveout->size, carv= eout->addr); + return 0; +} + +void amdxdna_carveout_fini(struct amdxdna_dev *xdna) +{ + struct amdxdna_carveout *carveout =3D xdna->carveout; + + if (!amdxdna_use_carveout(xdna)) + return; + + XDNA_INFO(xdna, "Cleanup carveout mem: 0x%llx@0x%llx\n", carveout->size, = carveout->addr); + drm_mm_takedown(&carveout->mm); + mutex_destroy(&carveout->lock); + kfree(carveout); + xdna->carveout =3D NULL; +} + +struct amdxdna_cbuf_priv { + struct amdxdna_dev *xdna; + struct drm_mm_node node; +}; + +static struct sg_table *amdxdna_cbuf_map(struct dma_buf_attachment *attach, + enum dma_data_direction direction) +{ + struct amdxdna_cbuf_priv *cbuf =3D attach->dmabuf->priv; + struct device *dev =3D attach->dev; + struct scatterlist *sgl, *sg; + int ret, n_entries, i; + struct sg_table *sgt; + dma_addr_t dma_addr; + size_t dma_size; + size_t max_seg; + + sgt =3D kzalloc_obj(*sgt); + if (!sgt) + return ERR_PTR(-ENOMEM); + + max_seg =3D min_t(size_t, UINT_MAX, dma_max_mapping_size(dev)); + n_entries =3D (cbuf->node.size + max_seg - 1) / max_seg; + sgl =3D kzalloc_objs(*sg, n_entries); + if (!sgl) { + ret =3D -ENOMEM; + goto free_sgt; + } + sg_init_table(sgl, n_entries); + sgt->orig_nents =3D n_entries; + sgt->nents =3D n_entries; + sgt->sgl =3D sgl; + + dma_size =3D cbuf->node.size; + dma_addr =3D dma_map_resource(dev, cbuf->node.start, dma_size, + direction, DMA_ATTR_SKIP_CPU_SYNC); + ret =3D dma_mapping_error(dev, dma_addr); + if (ret) { + pr_err("Failed to dma_map_resource carveout dma buf, ret %d\n", ret); + goto free_sgl; + } + + for_each_sgtable_dma_sg(sgt, sg, i) { + size_t len =3D min_t(size_t, max_seg, dma_size); + + sg_dma_address(sg) =3D dma_addr; + sg_dma_len(sg) =3D len; + dma_addr +=3D len; + dma_size -=3D len; + } + + return sgt; + +free_sgl: + kfree(sgl); +free_sgt: + kfree(sgt); + return ERR_PTR(ret); +} + +static void amdxdna_cbuf_unmap(struct dma_buf_attachment *attach, + struct sg_table *sgt, + enum dma_data_direction direction) +{ + dma_unmap_resource(attach->dev, sg_dma_address(sgt->sgl), + drm_prime_get_contiguous_size(sgt), direction, + DMA_ATTR_SKIP_CPU_SYNC); + sg_free_table(sgt); + kfree(sgt); +} + +static void amdxdna_cbuf_release(struct dma_buf *dbuf) +{ + struct amdxdna_cbuf_priv *cbuf =3D dbuf->priv; + struct amdxdna_carveout *carveout; + + carveout =3D cbuf->xdna->carveout; + mutex_lock(&carveout->lock); + drm_mm_remove_node(&cbuf->node); + mutex_unlock(&carveout->lock); + + kfree(cbuf); +} + +static vm_fault_t amdxdna_cbuf_vm_fault(struct vm_fault *vmf) +{ + struct vm_area_struct *vma =3D vmf->vma; + struct amdxdna_cbuf_priv *cbuf; + unsigned long pfn; + pgoff_t pgoff; + + cbuf =3D vma->vm_private_data; + pgoff =3D (vmf->address - vma->vm_start) >> PAGE_SHIFT; + pfn =3D (cbuf->node.start >> PAGE_SHIFT) + pgoff; + + return vmf_insert_pfn(vma, vmf->address, pfn); +} + +static const struct vm_operations_struct amdxdna_cbuf_vm_ops =3D { + .fault =3D amdxdna_cbuf_vm_fault, +}; + +static int amdxdna_cbuf_mmap(struct dma_buf *dbuf, struct vm_area_struct *= vma) +{ + struct amdxdna_cbuf_priv *cbuf =3D dbuf->priv; + + vma->vm_ops =3D &amdxdna_cbuf_vm_ops; + vma->vm_private_data =3D cbuf; + vm_flags_set(vma, VM_PFNMAP | VM_DONTEXPAND | VM_DONTDUMP); + + return 0; +} + +static int amdxdna_cbuf_vmap(struct dma_buf *dbuf, struct iosys_map *map) +{ + struct amdxdna_cbuf_priv *cbuf =3D dbuf->priv; + void *kva; + + kva =3D memremap(cbuf->node.start, cbuf->node.size, MEMREMAP_WB); + if (!kva) { + pr_err("Failed to vmap carveout dma buf\n"); + return -ENOMEM; + } + + iosys_map_set_vaddr(map, kva); + return 0; +} + +static void amdxdna_cbuf_vunmap(struct dma_buf *dbuf, struct iosys_map *ma= p) +{ + memunmap(map->vaddr); +} + +static const struct dma_buf_ops amdxdna_cbuf_dmabuf_ops =3D { + .map_dma_buf =3D amdxdna_cbuf_map, + .unmap_dma_buf =3D amdxdna_cbuf_unmap, + .release =3D amdxdna_cbuf_release, + .mmap =3D amdxdna_cbuf_mmap, + .vmap =3D amdxdna_cbuf_vmap, + .vunmap =3D amdxdna_cbuf_vunmap, +}; + +static int amdxdna_cbuf_clear(struct dma_buf *dbuf) +{ + struct iosys_map vmap =3D IOSYS_MAP_INIT_VADDR(NULL); + + dma_buf_vmap(dbuf, &vmap); + if (!vmap.vaddr) + return -EFAULT; + + memset(vmap.vaddr, 0, dbuf->size); + dma_buf_vunmap(dbuf, &vmap); + + return 0; +} + +struct dma_buf *amdxdna_get_cbuf(struct drm_device *dev, size_t size, u64 = alignment) +{ + struct amdxdna_dev *xdna =3D to_xdna_dev(dev); + DEFINE_DMA_BUF_EXPORT_INFO(exp_info); + struct amdxdna_carveout *carveout; + struct amdxdna_cbuf_priv *cbuf; + struct dma_buf *dbuf; + int ret; + + cbuf =3D kzalloc_obj(*cbuf); + if (!cbuf) + return ERR_PTR(-ENOMEM); + cbuf->xdna =3D xdna; + + carveout =3D xdna->carveout; + mutex_lock(&carveout->lock); + ret =3D drm_mm_insert_node_generic(&carveout->mm, &cbuf->node, size, + alignment, 0, DRM_MM_INSERT_BEST); + mutex_unlock(&carveout->lock); + if (ret) + goto free_cbuf; + + exp_info.size =3D size; + exp_info.ops =3D &amdxdna_cbuf_dmabuf_ops; + exp_info.priv =3D cbuf; + exp_info.flags =3D O_RDWR; + dbuf =3D dma_buf_export(&exp_info); + if (IS_ERR(dbuf)) { + ret =3D PTR_ERR(dbuf); + goto remove_node; + } + + ret =3D amdxdna_cbuf_clear(dbuf); + if (ret) { + dma_buf_put(dbuf); + goto out; + } + return dbuf; + +remove_node: + drm_mm_remove_node(&cbuf->node); +free_cbuf: + kfree(cbuf); +out: + return ERR_PTR(ret); +} diff --git a/drivers/accel/amdxdna/amdxdna_cbuf.h b/drivers/accel/amdxdna/a= mdxdna_cbuf.h new file mode 100644 index 000000000000..8e89336ffd50 --- /dev/null +++ b/drivers/accel/amdxdna/amdxdna_cbuf.h @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) 2026, Advanced Micro Devices, Inc. + */ +#ifndef _AMDXDNA_CBUF_H_ +#define _AMDXDNA_CBUF_H_ + +#include "amdxdna_pci_drv.h" +#include +#include + +bool amdxdna_use_carveout(struct amdxdna_dev *xdna); +int amdxdna_carveout_init(struct amdxdna_dev *xdna, u64 carveout_addr, u64= carveout_size); +void amdxdna_carveout_fini(struct amdxdna_dev *xdna); +void amdxdna_get_carveout_conf(struct amdxdna_dev *xdna, u64 *addr, u64 *s= ize); +struct dma_buf *amdxdna_get_cbuf(struct drm_device *dev, size_t size, u64 = alignment); + +#endif diff --git a/drivers/accel/amdxdna/amdxdna_debugfs.c b/drivers/accel/amdxdn= a/amdxdna_debugfs.c new file mode 100644 index 000000000000..a6ec17c63629 --- /dev/null +++ b/drivers/accel/amdxdna/amdxdna_debugfs.c @@ -0,0 +1,129 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2026, Advanced Micro Devices, Inc. + */ + +#include "amdxdna_cbuf.h" +#include "amdxdna_debugfs.h" + +#include +#include +#include +#include +#include +#include + +#define _DBGFS_FOPS(_open, _release, _write) \ +{ \ + .owner =3D THIS_MODULE, \ + .open =3D _open, \ + .read =3D seq_read, \ + .llseek =3D seq_lseek, \ + .release =3D _release, \ + .write =3D _write, \ +} + +#define AMDXDNA_DBGFS_FOPS(_name, _show, _write) \ + static int amdxdna_dbgfs_##_name##_open(struct inode *inode, struct file = *file) \ + { \ + return single_open(file, _show, inode->i_private); \ + } \ + static int amdxdna_dbgfs_##_name##_release(struct inode *inode, struct fi= le *file) \ + { \ + return single_release(inode, file); \ + } \ + static const struct file_operations amdxdna_fops_##_name =3D \ + _DBGFS_FOPS(amdxdna_dbgfs_##_name##_open, amdxdna_dbgfs_##_name##_releas= e, _write) + +#define AMDXDNA_DBGFS_FILE(_name, _mode) { #_name, &amdxdna_fops_##_name, = _mode } + +#define file_to_xdna(file) (((struct seq_file *)(file)->private_data)->pri= vate) + +static ssize_t amdxdna_carveout_write(struct file *file, const char __user= *buf, + size_t count, loff_t *ppos) +{ + struct amdxdna_dev *xdna =3D file_to_xdna(file); + char kbuf[128]; + u64 size, addr; + char *sep; + int ret; + + if (count =3D=3D 0 || count >=3D sizeof(kbuf)) + return -EINVAL; + + if (copy_from_user(kbuf, buf, count)) + return -EFAULT; + kbuf[count] =3D '\0'; + strim(kbuf); + XDNA_DBG(xdna, "Trying to set carveout to %s", kbuf); + + sep =3D strchr(kbuf, '@'); + if (!sep) + return -EINVAL; + *sep =3D '\0'; + sep++; + + ret =3D kstrtou64(kbuf, 0, &size); + if (ret) + return ret; + + ret =3D kstrtou64(sep, 0, &addr); + if (ret) + return ret; + + /* Sanity check the addr and size. */ + if (!size) + return -EINVAL; + if (!IS_ALIGNED(addr, PAGE_SIZE) || !IS_ALIGNED(size, PAGE_SIZE)) + return -EINVAL; + + guard(mutex)(&xdna->dev_lock); + + ret =3D amdxdna_carveout_init(xdna, addr, size); + if (ret) + return ret; + + return count; +} + +static int amdxdna_carveout_show(struct seq_file *m, void *unused) +{ + struct amdxdna_dev *xdna =3D m->private; + u64 addr, size; + + guard(mutex)(&xdna->dev_lock); + amdxdna_get_carveout_conf(xdna, &addr, &size); + seq_printf(m, "0x%llx@0x%llx\n", size, addr); + return 0; +} + +/* + * Input/output format: @ + */ +AMDXDNA_DBGFS_FOPS(carveout, amdxdna_carveout_show, amdxdna_carveout_write= ); + +static const struct { + const char *name; + const struct file_operations *fops; + umode_t mode; +} amdxdna_dbgfs_files[] =3D { + AMDXDNA_DBGFS_FILE(carveout, 0600), +}; + +void amdxdna_debugfs_init(struct amdxdna_dev *xdna) +{ + struct drm_minor *minor =3D xdna->ddev.accel; + int i; + + /* + * It should be okay that debugfs fails to init. + * We rely on DRM framework to finish debugfs. + */ + for (i =3D 0; i < ARRAY_SIZE(amdxdna_dbgfs_files); i++) { + debugfs_create_file(amdxdna_dbgfs_files[i].name, + amdxdna_dbgfs_files[i].mode, + minor->debugfs_root, + xdna, + amdxdna_dbgfs_files[i].fops); + } +} diff --git a/drivers/accel/amdxdna/amdxdna_debugfs.h b/drivers/accel/amdxdn= a/amdxdna_debugfs.h new file mode 100644 index 000000000000..2abb45de3f7e --- /dev/null +++ b/drivers/accel/amdxdna/amdxdna_debugfs.h @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) 2026, Advanced Micro Devices, Inc. + */ +#ifndef _AMDXDNA_DEBUGFS_H_ +#define _AMDXDNA_DEBUGFS_H_ + +#include "amdxdna_pci_drv.h" + +#if defined(CONFIG_DEBUG_FS) +void amdxdna_debugfs_init(struct amdxdna_dev *xdna); +#else +static inline void amdxdna_debugfs_init(struct amdxdna_dev *xdna) +{ +} +#endif /* CONFIG_DEBUG_FS */ + +#endif diff --git a/drivers/accel/amdxdna/amdxdna_gem.c b/drivers/accel/amdxdna/am= dxdna_gem.c index 238ee244d4a6..ebfc472aa9e7 100644 --- a/drivers/accel/amdxdna/amdxdna_gem.c +++ b/drivers/accel/amdxdna/amdxdna_gem.c @@ -16,6 +16,7 @@ #include #include =20 +#include "amdxdna_cbuf.h" #include "amdxdna_ctx.h" #include "amdxdna_gem.h" #include "amdxdna_pci_drv.h" @@ -516,10 +517,6 @@ static void amdxdna_imported_obj_free(struct amdxdna_g= em_obj *abo) static inline bool amdxdna_gem_skip_bo_usage(struct amdxdna_gem_obj *abo) { - /* Do not count imported BOs since the buffer is not allocated by us. */ - if (is_import_bo(abo)) - return true; - /* Already counted as part of HEAP BO */ if (abo->type =3D=3D AMDXDNA_BO_DEV) return true; @@ -571,9 +568,7 @@ static void amdxdna_gem_obj_free(struct drm_gem_object = *gobj) if (abo->type =3D=3D AMDXDNA_BO_DEV_HEAP) drm_mm_takedown(&abo->mm); =20 - if (amdxdna_iova_on(xdna)) - amdxdna_iommu_unmap_bo(xdna, abo); - + amdxdna_dma_unmap_bo(xdna, abo); amdxdna_gem_vunmap(abo); mutex_destroy(&abo->lock); =20 @@ -591,18 +586,20 @@ static int amdxdna_gem_obj_open(struct drm_gem_object= *gobj, struct drm_file *fi =20 guard(mutex)(&abo->lock); abo->open_ref++; + if (abo->open_ref > 1) + return 0; =20 - if (abo->open_ref =3D=3D 1) { - /* Attached to the client when first opened by it. */ - abo->client =3D filp->driver_priv; - amdxdna_gem_add_bo_usage(abo); - } - if (amdxdna_iova_on(xdna)) { - ret =3D amdxdna_iommu_map_bo(xdna, abo); + /* Attached to the client when first opened by it. */ + abo->client =3D filp->driver_priv; + + /* No need to set up dma addr mapping in PASID mode. */ + if (!amdxdna_pasid_on(abo->client)) { + ret =3D amdxdna_dma_map_bo(xdna, abo); if (ret) return ret; } =20 + amdxdna_gem_add_bo_usage(abo); return 0; } =20 @@ -620,6 +617,39 @@ static void amdxdna_gem_obj_close(struct drm_gem_objec= t *gobj, struct drm_file * } } =20 +static int amdxdna_gem_obj_vmap(struct drm_gem_object *obj, struct iosys_m= ap *map) +{ + struct amdxdna_gem_obj *abo =3D to_xdna_obj(obj); + int ret; + + iosys_map_clear(map); + + dma_resv_assert_held(obj->resv); + + if (is_import_bo(abo)) + ret =3D dma_buf_vmap(abo->dma_buf, map); + else + ret =3D drm_gem_shmem_object_vmap(obj, map); + if (ret) + return ret; + if (!map->vaddr) + return -ENOMEM; + + return 0; +} + +static void amdxdna_gem_obj_vunmap(struct drm_gem_object *obj, struct iosy= s_map *map) +{ + struct amdxdna_gem_obj *abo =3D to_xdna_obj(obj); + + dma_resv_assert_held(obj->resv); + + if (is_import_bo(abo)) + dma_buf_vunmap(abo->dma_buf, map); + else + drm_gem_shmem_object_vunmap(obj, map); +} + static int amdxdna_gem_dev_obj_vmap(struct drm_gem_object *obj, struct ios= ys_map *map) { struct amdxdna_gem_obj *abo =3D to_xdna_obj(obj); @@ -645,8 +675,8 @@ static const struct drm_gem_object_funcs amdxdna_gem_sh= mem_funcs =3D { .pin =3D drm_gem_shmem_object_pin, .unpin =3D drm_gem_shmem_object_unpin, .get_sg_table =3D drm_gem_shmem_object_get_sg_table, - .vmap =3D drm_gem_shmem_object_vmap, - .vunmap =3D drm_gem_shmem_object_vunmap, + .vmap =3D amdxdna_gem_obj_vmap, + .vunmap =3D amdxdna_gem_obj_vunmap, .mmap =3D amdxdna_gem_obj_mmap, .vm_ops =3D &drm_gem_shmem_vm_ops, .export =3D amdxdna_gem_prime_export, @@ -714,6 +744,36 @@ amdxdna_gem_create_ubuf_object(struct drm_device *dev,= struct amdxdna_drm_create return to_xdna_obj(gobj); } =20 +static struct amdxdna_gem_obj * +amdxdna_gem_create_cbuf_object(struct drm_device *dev, struct amdxdna_drm_= create_bo *args) +{ + struct amdxdna_dev *xdna =3D to_xdna_dev(dev); + size_t size =3D PAGE_ALIGN(args->size); + struct drm_gem_object *gobj; + struct amdxdna_gem_obj *ret; + struct dma_buf *dma_buf; + u64 align; + + if (!size) { + XDNA_ERR(xdna, "Invalid BO size 0x%llx", args->size); + return ERR_PTR(-EINVAL); + } + + align =3D (args->type =3D=3D AMDXDNA_BO_DEV_HEAP) ? xdna->dev_info->dev_= mem_size : 0; + dma_buf =3D amdxdna_get_cbuf(dev, size, align); + if (IS_ERR(dma_buf)) + return ERR_CAST(dma_buf); + + gobj =3D amdxdna_gem_prime_import(dev, dma_buf); + if (IS_ERR(gobj)) + ret =3D ERR_CAST(gobj); + else + ret =3D to_xdna_obj(gobj); + + dma_buf_put(dma_buf); + return ret; +} + struct drm_gem_object * amdxdna_gem_prime_import(struct drm_device *dev, struct dma_buf *dma_buf) { @@ -769,6 +829,8 @@ amdxdna_drm_create_share_bo(struct drm_device *dev, =20 if (args->vaddr) abo =3D amdxdna_gem_create_ubuf_object(dev, args); + else if (amdxdna_use_carveout(to_xdna_dev(dev))) + abo =3D amdxdna_gem_create_cbuf_object(dev, args); else abo =3D amdxdna_gem_create_shmem_object(dev, args); if (IS_ERR(abo)) @@ -884,7 +946,6 @@ int amdxdna_drm_create_bo_ioctl(struct drm_device *dev,= void *data, struct drm_f args->type, args->vaddr, args->size, args->flags); switch (args->type) { case AMDXDNA_BO_CMD: - fallthrough; case AMDXDNA_BO_SHARE: abo =3D amdxdna_drm_create_share_bo(dev, args, filp); break; diff --git a/drivers/accel/amdxdna/amdxdna_iommu.c b/drivers/accel/amdxdna/= amdxdna_iommu.c index 5a9f06183487..eff00131d0f8 100644 --- a/drivers/accel/amdxdna/amdxdna_iommu.c +++ b/drivers/accel/amdxdna/amdxdna_iommu.c @@ -35,14 +35,15 @@ static struct iova *amdxdna_iommu_alloc_iova(struct amd= xdna_dev *xdna, return iova; } =20 -int amdxdna_iommu_map_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_obj = *abo) +int amdxdna_dma_map_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_obj *a= bo) { + unsigned long contig_sz; struct sg_table *sgt; dma_addr_t dma_addr; struct iova *iova; ssize_t size; =20 - if (abo->type !=3D AMDXDNA_BO_DEV_HEAP && abo->type !=3D AMDXDNA_BO_SHMEM) + if (abo->type !=3D AMDXDNA_BO_DEV_HEAP && abo->type !=3D AMDXDNA_BO_SHARE) return 0; =20 sgt =3D drm_gem_shmem_get_pages_sgt(&abo->base); @@ -51,47 +52,63 @@ int amdxdna_iommu_map_bo(struct amdxdna_dev *xdna, stru= ct amdxdna_gem_obj *abo) return PTR_ERR(sgt); } =20 - if (!sgt->orig_nents || !sg_page(sgt->sgl)) { - XDNA_ERR(xdna, "sgl is zero length or not page backed"); + if (!sgt->orig_nents) { + XDNA_ERR(xdna, "sgl is zero length"); return -EOPNOTSUPP; } =20 - iova =3D amdxdna_iommu_alloc_iova(xdna, abo->mem.size, &dma_addr, - (abo->type =3D=3D AMDXDNA_BO_DEV_HEAP)); - if (IS_ERR(iova)) { - XDNA_ERR(xdna, "Alloc iova failed, ret %ld", PTR_ERR(iova)); - return PTR_ERR(iova); + if (amdxdna_iova_on(xdna)) { + if (!sg_page(sgt->sgl)) { + XDNA_ERR(xdna, "sgl is not page backed"); + return -EOPNOTSUPP; + } + + iova =3D amdxdna_iommu_alloc_iova(xdna, abo->mem.size, &dma_addr, + (abo->type =3D=3D AMDXDNA_BO_DEV_HEAP)); + if (IS_ERR(iova)) { + XDNA_ERR(xdna, "Alloc iova failed, ret %ld", PTR_ERR(iova)); + return PTR_ERR(iova); + } + + size =3D iommu_map_sgtable(xdna->domain, dma_addr, sgt, + IOMMU_READ | IOMMU_WRITE); + if (size < 0) { + XDNA_ERR(xdna, "iommu_map_sgtable failed: %zd", size); + __free_iova(&xdna->iovad, iova); + return size; + } + if (size < abo->mem.size) { + iommu_unmap(xdna->domain, dma_addr, size); + __free_iova(&xdna->iovad, iova); + return -ENXIO; + } + abo->mem.dma_addr =3D dma_addr; + } else { + /* Device doesn't support scatter/gather list, fail non-contiguous mappi= ng. */ + contig_sz =3D drm_prime_get_contiguous_size(sgt); + if (contig_sz < abo->mem.size) { + XDNA_ERR(xdna, + "noncontiguous dma addr, contig size:%ld, expected size:%ld", + contig_sz, abo->mem.size); + return -EINVAL; + } + abo->mem.dma_addr =3D sg_dma_address(sgt->sgl); } - - size =3D iommu_map_sgtable(xdna->domain, dma_addr, sgt, - IOMMU_READ | IOMMU_WRITE); - if (size < 0) { - XDNA_ERR(xdna, "iommu_map_sgtable failed: %zd", size); - __free_iova(&xdna->iovad, iova); - return size; - } - - if (size < abo->mem.size) { - iommu_unmap(xdna->domain, dma_addr, size); - __free_iova(&xdna->iovad, iova); - return -ENXIO; - } - - abo->mem.dma_addr =3D dma_addr; - return 0; } =20 -void amdxdna_iommu_unmap_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_o= bj *abo) +void amdxdna_dma_unmap_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_obj= *abo) { size_t size; =20 if (abo->mem.dma_addr =3D=3D AMDXDNA_INVALID_ADDR) return; =20 - size =3D iova_align(&xdna->iovad, abo->mem.size); - iommu_unmap(xdna->domain, abo->mem.dma_addr, size); - free_iova(&xdna->iovad, iova_pfn(&xdna->iovad, abo->mem.dma_addr)); + if (amdxdna_iova_on(xdna)) { + size =3D iova_align(&xdna->iovad, abo->mem.size); + iommu_unmap(xdna->domain, abo->mem.dma_addr, size); + free_iova(&xdna->iovad, iova_pfn(&xdna->iovad, abo->mem.dma_addr)); + } abo->mem.dma_addr =3D AMDXDNA_INVALID_ADDR; } =20 diff --git a/drivers/accel/amdxdna/amdxdna_pci_drv.c b/drivers/accel/amdxdn= a/amdxdna_pci_drv.c index 21eddfc538d0..1b08a08343cf 100644 --- a/drivers/accel/amdxdna/amdxdna_pci_drv.c +++ b/drivers/accel/amdxdna/amdxdna_pci_drv.c @@ -14,7 +14,9 @@ #include #include =20 +#include "amdxdna_cbuf.h" #include "amdxdna_ctx.h" +#include "amdxdna_debugfs.h" #include "amdxdna_gem.h" #include "amdxdna_pci_drv.h" #include "amdxdna_pm.h" @@ -67,11 +69,40 @@ static const struct amdxdna_device_id amdxdna_ids[] =3D= { {0} }; =20 +static int amdxdna_sva_init(struct amdxdna_client *client) +{ + struct amdxdna_dev *xdna =3D client->xdna; + + client->sva =3D iommu_sva_bind_device(xdna->ddev.dev, client->mm); + if (IS_ERR(client->sva)) { + XDNA_ERR(xdna, "SVA bind device failed, ret %ld", PTR_ERR(client->sva)); + return PTR_ERR(client->sva); + } + + client->pasid =3D iommu_sva_get_pasid(client->sva); + if (client->pasid =3D=3D IOMMU_PASID_INVALID) { + iommu_sva_unbind_device(client->sva); + XDNA_ERR(xdna, "SVA get pasid failed"); + return -ENODEV; + } + + return 0; +} + +static void amdxdna_sva_fini(struct amdxdna_client *client) +{ + if (IS_ERR_OR_NULL(client->sva)) + return; + + iommu_sva_unbind_device(client->sva); + client->sva =3D NULL; + client->pasid =3D IOMMU_PASID_INVALID; +} + static int amdxdna_drm_open(struct drm_device *ddev, struct drm_file *filp) { struct amdxdna_dev *xdna =3D to_xdna_dev(ddev); struct amdxdna_client *client; - int ret; =20 client =3D kzalloc_obj(*client); if (!client) @@ -80,22 +111,13 @@ static int amdxdna_drm_open(struct drm_device *ddev, s= truct drm_file *filp) client->pid =3D pid_nr(rcu_access_pointer(filp->pid)); client->xdna =3D xdna; client->pasid =3D IOMMU_PASID_INVALID; + client->mm =3D current->mm; =20 if (!amdxdna_iova_on(xdna)) { - client->sva =3D iommu_sva_bind_device(xdna->ddev.dev, current->mm); - if (IS_ERR(client->sva)) { - ret =3D PTR_ERR(client->sva); - XDNA_ERR(xdna, "SVA bind device failed, ret %d", ret); - goto failed; - } - client->pasid =3D iommu_sva_get_pasid(client->sva); - if (client->pasid =3D=3D IOMMU_PASID_INVALID) { - XDNA_ERR(xdna, "SVA get pasid failed"); - ret =3D -ENODEV; - goto unbind_sva; - } + /* No need to fail open since user may use pa + carveout later. */ + if (amdxdna_sva_init(client)) + XDNA_WARN(xdna, "PASID not available for pid %d", client->pid); } - client->mm =3D current->mm; mmgrab(client->mm); init_srcu_struct(&client->hwctx_srcu); xa_init_flags(&client->hwctx_xa, XA_FLAGS_ALLOC); @@ -110,14 +132,6 @@ static int amdxdna_drm_open(struct drm_device *ddev, s= truct drm_file *filp) =20 XDNA_DBG(xdna, "pid %d opened", client->pid); return 0; - -unbind_sva: - if (!IS_ERR_OR_NULL(client->sva)) - iommu_sva_unbind_device(client->sva); -failed: - kfree(client); - - return ret; } =20 static void amdxdna_client_cleanup(struct amdxdna_client *client) @@ -131,11 +145,8 @@ static void amdxdna_client_cleanup(struct amdxdna_clie= nt *client) drm_gem_object_put(to_gobj(client->dev_heap)); =20 mutex_destroy(&client->mm_lock); - - if (!IS_ERR_OR_NULL(client->sva)) - iommu_sva_unbind_device(client->sva); mmdrop(client->mm); - + amdxdna_sva_fini(client); kfree(client); } =20 @@ -242,15 +253,17 @@ static void amdxdna_show_fdinfo(struct drm_printer *p= , struct drm_file *filp) =20 /* * Note for driver specific BO memory usage stat. - * Total memory alloc =3D amdxdna-internal-alloc + amdxdna-external-alloc + * Total memory in use =3D amdxdna-internal-alloc + amdxdna-external-allo= c, which + * includes both imported and created BOs. To avoid double counts, it inc= ludes + * HEAP BO, but not DEV BO. DEV BO is counted by amdxdna-heap-alloc. */ drm_fdinfo_print_size(p, drv_name, "heap", "alloc", heap_usage); drm_fdinfo_print_size(p, drv_name, "internal", "alloc", internal_usage); drm_fdinfo_print_size(p, drv_name, "external", "alloc", external_usage); /* * Note for DRM standard BO memory stat. - * drm-total-memory counts both DEV BO and HEAP BO - * drm-shared-memory counts BO imported + * drm-total-memory counts both DEV BO and HEAP BO. The DEV BO size is do= uble counted. + * drm-shared-memory counts BO shared with other processes/devices. */ drm_show_memory_stats(p, filp); } @@ -299,25 +312,38 @@ amdxdna_get_dev_info(struct pci_dev *pdev) return NULL; } =20 +static void amdxdna_xdna_drm_release(struct drm_device *drm, void *res) +{ + struct amdxdna_dev *xdna =3D res; + + amdxdna_carveout_fini(xdna); +} + static int amdxdna_probe(struct pci_dev *pdev, const struct pci_device_id = *id) { struct device *dev =3D &pdev->dev; struct amdxdna_dev *xdna; + struct drm_device *ddev; int ret; =20 xdna =3D devm_drm_dev_alloc(dev, &amdxdna_drm_drv, typeof(*xdna), ddev); if (IS_ERR(xdna)) return PTR_ERR(xdna); + ddev =3D &xdna->ddev; =20 xdna->dev_info =3D amdxdna_get_dev_info(pdev); if (!xdna->dev_info) return -ENODEV; =20 - drmm_mutex_init(&xdna->ddev, &xdna->dev_lock); + drmm_mutex_init(ddev, &xdna->dev_lock); init_rwsem(&xdna->notifier_lock); INIT_LIST_HEAD(&xdna->client_list); pci_set_drvdata(pdev, xdna); =20 + ret =3D drmm_add_action(ddev, amdxdna_xdna_drm_release, xdna); + if (ret) + return ret; + if (IS_ENABLED(CONFIG_LOCKDEP)) { fs_reclaim_acquire(GFP_KERNEL); might_lock(&xdna->notifier_lock); @@ -348,12 +374,13 @@ static int amdxdna_probe(struct pci_dev *pdev, const = struct pci_device_id *id) goto failed_dev_fini; } =20 - ret =3D drm_dev_register(&xdna->ddev, 0); + ret =3D drm_dev_register(ddev, 0); if (ret) { XDNA_ERR(xdna, "DRM register failed, ret %d", ret); goto failed_sysfs_fini; } =20 + amdxdna_debugfs_init(xdna); return 0; =20 failed_sysfs_fini: diff --git a/drivers/accel/amdxdna/amdxdna_pci_drv.h b/drivers/accel/amdxdn= a/amdxdna_pci_drv.h index bdd0dc83f92e..b1548cf16f59 100644 --- a/drivers/accel/amdxdna/amdxdna_pci_drv.h +++ b/drivers/accel/amdxdna/amdxdna_pci_drv.h @@ -104,6 +104,8 @@ struct amdxdna_fw_ver { u32 build; }; =20 +struct amdxdna_carveout; + struct amdxdna_dev { struct drm_device ddev; struct amdxdna_dev_hdl *dev_handle; @@ -121,6 +123,8 @@ struct amdxdna_dev { struct iova_domain iovad; /* Accurate board name queried from firmware, or default_vbnv as fallback= */ const char *vbnv; + + struct amdxdna_carveout *carveout; }; =20 /* @@ -172,11 +176,11 @@ void amdxdna_sysfs_fini(struct amdxdna_dev *xdna); =20 int amdxdna_iommu_init(struct amdxdna_dev *xdna); void amdxdna_iommu_fini(struct amdxdna_dev *xdna); -int amdxdna_iommu_map_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_obj = *abo); -void amdxdna_iommu_unmap_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_o= bj *abo); void *amdxdna_iommu_alloc(struct amdxdna_dev *xdna, size_t size, dma_addr_= t *dma_addr); void amdxdna_iommu_free(struct amdxdna_dev *xdna, size_t size, void *cpu_addr, dma_addr_t dma_addr); +int amdxdna_dma_map_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_obj *a= bo); +void amdxdna_dma_unmap_bo(struct amdxdna_dev *xdna, struct amdxdna_gem_obj= *abo); =20 static inline bool amdxdna_iova_on(struct amdxdna_dev *xdna) { --=20 2.34.1