From nobody Wed Jun 17 07:22:58 2026 Received: from mail-pf1-f176.google.com (mail-pf1-f176.google.com [209.85.210.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E690C1D5ADE for ; Mon, 27 Apr 2026 06:17:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777270651; cv=none; b=lYHxyPw7AS0L2twgH8E50ZsZmyTd4YSyaMSxpwZUrE9/8mc2shpcy8m4j7E1v3CccmGsZzRJmygi8/KgBUi+Q6XmJKV8+/Tk8DQkVIo2Pm1tYBdMtEiIMpZEaoQXM+bLI7kwIGpgfo1evvpjsumiiJ9MC1tR06trfCidqfrGaJA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777270651; c=relaxed/simple; bh=WweyAjXhQsKYxr9GHwNadiW4OuHH3zASgkTPnK6u2k8=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=Bd1R5f49HYZIo0EmYP3tNQ4saFCqvr+P6Le3CFSflI9ENCwLrcXW7GOZ2PK+KdGwQTVgtY+ps2byIyMjGgZL1vmMxEK4Z8NIBs1p95OMPEauWzS6k8BRtcbyWuMVgYIRjfyEUVUS/NuwDpfwdFK0fnuNajD/ClVn2YjpjoFCNr0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org; spf=pass smtp.mailfrom=chromium.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b=nxZB7ckQ; arc=none smtp.client-ip=209.85.210.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=chromium.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=chromium.org header.i=@chromium.org header.b="nxZB7ckQ" Received: by mail-pf1-f176.google.com with SMTP id d2e1a72fcca58-82faf871346so6118676b3a.0 for ; Sun, 26 Apr 2026 23:17:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1777270649; x=1777875449; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=EIIdNRJ9w0CAu5OepNld+STP1bHH56eIhQu2O8kdVlY=; b=nxZB7ckQF2rOwDvG2zQOqxtku5VS/v7SblP3O6UV4mZGDOgv9QeV8ZRV/a8R+P4l+a MGPRN7yzlJVu2nLHzXjTKm6fOMje5duDy7ZCnfSGmz8rb/cUFLAPbOfAziupIOOX55CW T2u6ev5uc3/5Kk3DXTxaW4HpmtKulcJVVd6+U= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777270649; x=1777875449; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=EIIdNRJ9w0CAu5OepNld+STP1bHH56eIhQu2O8kdVlY=; b=GmwaVfzvUqmn6Z+fhHDfWESKOrd4WgPW7a7d9ZloAvG6X8ONLBCiY1y0UwfLO5DpiZ VcKbL6RRe56hJe+wVQxdyQh+yFfSZtrO6dsqIl95TniAvCVdfDUvcuGoMFKUj8lYsEw8 yQ1pCQTtmWwSxjm+gEynP6xeQhiO+clVK57kfDmVrL1cXoydeWeFt2+3XCNr6s4Ob7YQ qW6bzD9XoiWOLBJAC2gpHSOH4lPTHQ0cBBpNyy2jS9x4CPk40aunvb8ZqOBQsSq5OCdP ffeEF1rveGC2MM8EdEXmRCB6pPf3a03lU91d6mFFhife0tgZciZf5XeCk8zfTwpW7knu zU1w== X-Forwarded-Encrypted: i=1; AFNElJ/c/KwZ9pDKjHueiQbU3KrWFHl30q+Bn4Es05QLVwT1z239igBuL7VU4nFMVdYOUHb8Jvu93ViCLI8+dmg=@vger.kernel.org X-Gm-Message-State: AOJu0YxU2GzIIns+BEAuIjDYG2gSeXaUeUQWfehM0DjKmE5smmMzlTeM y/0D0udERguAvDquvt0BVaJKhe510auCi0rH75EC/FjR71oCBY7CDY0TnmJ2gy/RKw== X-Gm-Gg: AeBDieuOnI6hRnuRbyIejhEyCmA48l1YLLogjI3WDTnb8a6nX8sBtBMcgA6idbKYYet 1CIShuTulRRQMMuh1F6ak6gl/xJB+yLDePCBwgNIyk2Ynuag/eP8+24lbVGwkBxRvpSAeXzbt/t iNfank24bwLcL4rIAt/myLfcmStIiEMfOcb8z9l8fOlFC8rJ0K8+noyf2V5kNbS2xWHmQjpTiR8 8SI/k2Z9FUkZ/Ovj8rQEgfNMFSwbmfNQ0khv6TqTh3fk7+4MIGM3XGN6TgvklDQM9oSHFeRFboT lv5MrfZkbqCNCBJsIOi1GR1YsYCHlh+YOGg4QZBMLHBTJiz0uCJCFQdNSLwKtNf5NFhF+Nwe0g0 X/j2Utkt+iT4S4YarQc5fDItp5AXWO/kTGWvetIKmQtucCuD5Hymx7Et5hTXzH+FSTyqhmxbGE8 mLOz09nbopEhD5BC9NUdRRK0PTeLGCJSncwpcVVEIWUJefkRjf4aHprLbLMNn+LpXkj2lJXlLjo Clzby72+v7qdniT8CcQL08trNlvcQ== X-Received: by 2002:a05:6a00:4b4d:b0:82c:6b46:271d with SMTP id d2e1a72fcca58-82f8c93a983mr44134092b3a.48.1777270649269; Sun, 26 Apr 2026 23:17:29 -0700 (PDT) Received: from wenstp920.tpe.corp.google.com ([2a00:79e0:201d:8:8f3b:cb24:e20a:84bd]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f8ea02ef7sm28824635b3a.25.2026.04.26.23.17.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 26 Apr 2026 23:17:28 -0700 (PDT) From: Chen-Yu Tsai To: Sean Wang , Matthias Brugger , AngeloGioacchino Del Regno , Linus Walleij Cc: Chen-Yu Tsai , linux-mediatek@lists.infradead.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH] pinctrl: mediatek: common-v1: Directly modify registers to set GPIO direction Date: Mon, 27 Apr 2026 14:17:17 +0800 Message-ID: <20260427061720.2393355-1-wenst@chromium.org> X-Mailer: git-send-email 2.54.0.rc2.544.gc7ae2d5bb8-goog Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" pinctrl_gpio_direction_input() / pinctrl_gpio_direction_output() take the pinctrl mutex. This causes a gpiochip operations to need to sleep. Worse yet, the .can_sleep field in the gpiochip is not set. This causes the shared GPIO proxy to trip over, as it uses gpiod_cansleep() to check whether it can use a spinlock or needs a mutex. In this case, it ends up taking a spinlock, then calls pinctrl_gpio_direction_output(), which takes a mutex. This causes a huge warning. Since the Mediatek hardware has separate clear/set registers, there is no risk of clobbering other bits like with a read-modify-write pattern. Switch to directly setting the GPIO direction register bits to avoid the mutex. Signed-off-by: Chen-Yu Tsai --- Only compile tested. Accidentally fixed the wrong file when my target actually used pinctrl-paris.c --- drivers/pinctrl/mediatek/pinctrl-mtk-common.c | 12 ++++++++++-- 1 file changed, 10 insertions(+), 2 deletions(-) diff --git a/drivers/pinctrl/mediatek/pinctrl-mtk-common.c b/drivers/pinctr= l/mediatek/pinctrl-mtk-common.c index 3f518dce6d23..9c258e205e39 100644 --- a/drivers/pinctrl/mediatek/pinctrl-mtk-common.c +++ b/drivers/pinctrl/mediatek/pinctrl-mtk-common.c @@ -806,16 +806,24 @@ static const struct pinmux_ops mtk_pmx_ops =3D { .gpio_request_enable =3D mtk_pmx_gpio_request_enable, }; =20 +static int mtk_gpio_direction_input(struct gpio_chip *chip, unsigned offse= t) +{ + struct mtk_pinctrl *pctl =3D gpiochip_get_data(chip); + + return mtk_pmx_gpio_set_direction(pctl->pctl_dev, NULL, offset, true); +} + static int mtk_gpio_direction_output(struct gpio_chip *chip, unsigned offset, int value) { + struct mtk_pinctrl *pctl =3D gpiochip_get_data(chip); int ret; =20 ret =3D mtk_gpio_set(chip, offset, value); if (ret) return ret; =20 - return pinctrl_gpio_direction_output(chip, offset); + return mtk_pmx_gpio_set_direction(pctl->pctl_dev, NULL, offset, true); } =20 static int mtk_gpio_get_direction(struct gpio_chip *chip, unsigned offset) @@ -895,7 +903,7 @@ static const struct gpio_chip mtk_gpio_chip =3D { .request =3D gpiochip_generic_request, .free =3D gpiochip_generic_free, .get_direction =3D mtk_gpio_get_direction, - .direction_input =3D pinctrl_gpio_direction_input, + .direction_input =3D mtk_gpio_direction_input, .direction_output =3D mtk_gpio_direction_output, .get =3D mtk_gpio_get, .set =3D mtk_gpio_set, --=20 2.54.0.rc2.544.gc7ae2d5bb8-goog