From nobody Wed Jun 17 06:28:44 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27A6034F27F for ; Mon, 27 Apr 2026 16:15:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306516; cv=none; b=ZzCr+uMwGNWkLwDKwpdGAxUYn5DZ4Fya5+uG16P5yj2uM+bf1ZVwEoTFVMnZ5xP9yP8ZNUtsnlBZZqipEKBmxCumkrsre7vGGo8r5NNXwMJNmXb/YheEIBTHbGcmtOrWrkGLgRrBlsWzdsF1sAGPdgrn0V819w+vZVoPLE2kTLY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306516; c=relaxed/simple; bh=vvIuXyUwG0ROqzEzoGIoFsof2Grhsg6jyMf3khY5wnw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qZUa8687tRAScGWAJckKuXPFB+B55NP1VatymxCX8QaSAYe6w05GRNWlKBPTXoweOmp30D8mWULnKVRE96iA99HWJt2js4DJKI6+TSaekAnQG08wcLS3gowyArTqOS7vbRH8tJpbHpE0IrNzHHMeYBHLGIpNK+kHFDjGISIfnrQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=B3y/gDjW; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="B3y/gDjW" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4891e5b9c1fso89147015e9.2 for ; Mon, 27 Apr 2026 09:15:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777306513; x=1777911313; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9pCtzPKsI6DwKDfQsHYxk5yeW3YAEFM8/W3hVObaP1w=; b=B3y/gDjWBJhIom1h/cbokcGfYnmKZqcOUO0zqStecn9NRc/5ml07D3fiP869zqp/Uz q8zxtgaKfxW0XGRGZgaulvQj0yQl/rhChQxIwGmHNtxTSIzztqY8mA0xmN4Wb3t5DH0D KJP4kdf+efJTxB8iOOlOBt8LQoHDLFPwzYO92sAy4eq1hVhe+2vV/d/NA4XN17+EORxD kmubqotePJxrsSONn1bVrQJ0gztX/X4wAa9Zz2l6oNaeebtoZU4sUMMwfiXGEMF7q2xN OBED/iPYlcZGbfzY6WOLOuKC6Rz4Q+vX0uQ3C7NtyvwOAMqmKIjijyvu24dVm7qg9jD6 kxDw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777306513; x=1777911313; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=9pCtzPKsI6DwKDfQsHYxk5yeW3YAEFM8/W3hVObaP1w=; b=o17R1exbRJBG1jPFFuuvprZQlFpWStgXVqWrv5pRhzWz1rwqjE/9sifIzb2hwAvRGw b3l8cY75o/OTngDDUzdXR7e1ZhqIMOfuo4t5jyRuHFIo1aEzOxY6mpy59P9+YYvqEk3a NKmmBhBR0gzXsufm/GYtbz1n2+A+5yY6QYVV2CokJnswMwP+i1FNpWnzScZx1sL+WUe+ C9R6VAFqnYS+R0TCNoOW0KtbKpMScMeaTNPFBeUiPGBK5g5L8nHyL9MRAK14PEDjQLCC +LZG51k1hD/QdP0BTuMJ7e9ANbzfBI7FoApzyga2tDy6efnkuzYOyiC1OSLtWOSIIlKU imJQ== X-Forwarded-Encrypted: i=1; AFNElJ+7HGPv6kR/7W46OxHpc1wDHDT6HIt5H30MOpFeTa30dHkNlCOfaotFRlkEeecpBbmWX8kO4TRJ/zCZrrg=@vger.kernel.org X-Gm-Message-State: AOJu0Yy40hZBlNPhVXtFsj0mqh0qk3RqipyFbyZ/VGU9VLJZdk0966Df nNsBfWj79CSEo1QH7GJzNioQgLa+EqCV4S0hqEoNigK43o1LVbD6O7EaIu+ElX8T25k= X-Gm-Gg: AeBDiescHWyxcfwFcklvNGkZYy+aAn+Sklt8eKuO/xw9zBc7482bpYfjB0Tu16tdtjX /Qru/2ylDPBTvIaUCgAYvdk9GDdVF16tuzYhTy7rB7ektnyHw2ET3LcGEnGfbdg53Bl7vnKFu9h 4sKmu3nXWAJ7NwyKdSP58z+d5hIsHlExPPp1amcUKuqFkBTw2oM0Qu2nNPJBDG2TfPneq4kuyVF trixBhXzW0fuJz+Qq5zCodWSJhs+IE2Y6pwUAQk3Vz1bxzOZmO4B0wGnR5ZMrpIFF0lDfHTiBiB r/ZS5W32zXYdm1FSJ0V532xcxHY4D5OYML/xKpf+qaLfgOO0/7taiZsAYRMy/jkJkBioyvio5xf WExN+Fj/IaO40m6KE4BdGSEe8Yk1tWe43NF6kR2wsttnd8N2EeZgzJLVilXQMEITcgdvBfd/sSb tH7UJ8wYiXoyy6vdoOsv5JEAenO7B356Ev05WwvAMc/jMXe6Y6g/syWcg= X-Received: by 2002:a05:600c:8411:b0:486:fb69:4960 with SMTP id 5b1f17b1804b1-48a76f773a9mr484475e9.19.1777306512381; Mon, 27 Apr 2026 09:15:12 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a5aa3ae83sm831407275e9.12.2026.04.27.09.15.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 09:15:12 -0700 (PDT) From: Neil Armstrong Date: Mon, 27 Apr 2026 18:15:05 +0200 Subject: [PATCH RFC 1/6] arm64: dts: qcom: add PMIC5 Gen3 macros for channel numbers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260427-topic-sm8x50-adc5-gen3-v1-1-8a70f7b90a75@linaro.org> References: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> In-Reply-To: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=15269; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=vvIuXyUwG0ROqzEzoGIoFsof2Grhsg6jyMf3khY5wnw=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp74uLhf0/QEpt8242QWi7g+BBy2EHkrPmrn/aVU3R 7IqrbEuJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCae+LiwAKCRB33NvayMhJ0YNsEA CXktsdga05QBkbM6k0hb/q2KH4LCg8ZmuHhk2gZ4vertgKuF5J4WY9cXY/vTNqdFi8cFP7bdBSCgzA Tkx5htnvU1XbKzgWezQpaxfuls1cz8Qm8hKJeokM5wniiHzb2Osc3r5Bv/Cp4mOGf59ZF+odsbXqOj 3/KpV99uIDsoirsbyoOmgHkz+Z13dcPW7pc1SXrlnBwzaH7Yajr+8axKOmOsVIrlkUIX0LVkOqorIv 5DQpTDoSreuqvhilmUYrPL08AlNcKfKVto6W4wrv8uIIy4c4S4dVXzTug32efwmjUQhGJXQc5WNw1G P6bKAJHNxuiSQrfD6JFp8Tgyz5yJuU5Ckmw5aeoqFtnKRpTeBmd75jnl67fP7YwEblhJyF3nSpYBY/ p2Z9XSWqCEuEzWOMlukawu0bXkZJr5CSObaWzx9W9knggiqq6dKnigZCbzqR5ai4hfGSS5+EaqrwRs Ttdjz40RT96aRDOM6Y8P2CwONoYxkmj8cFpREElqHlCRjLMT/TC57c2nSjnVsahzdaiRSAXsjwfmlX N8GidVYC0HAHXl14RyXuEoTxWJH9lKyYWEON7QotJKXazgv49rsQiDFfrWdkVBHouD0lbKEvmiD2gZ 6TTt1ZCrMRAsviN1K109c+bit4hvY7pfjFiqI9LmBX8ALenqxlSEGvVobLgA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the PMIC5 Gen3 macros to calculate the channel numbers which is a combination of SPMI bus number and a constant for the sensor type and configuration. The macros definitions were taken out of [1] where it was initially in the dt-bindings include directory but since those are not hardware bindings but logical numbers, they can be moved to local includes instead to make the DT source more readable. [1] https://lore.kernel.org/all/20250826083657.4005727-4-jishnu.prakash@oss= .qualcomm.com/ Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/qcom,pm8550-adc5-gen3.h | 46 ++++++++++++ arch/arm64/boot/dts/qcom/qcom,pm8550b-adc5-gen3.h | 85 ++++++++++++++++++= ++++ arch/arm64/boot/dts/qcom/qcom,pm8550vx-adc5-gen3.h | 22 ++++++ arch/arm64/boot/dts/qcom/qcom,pmk8550-adc5-gen3.h | 52 +++++++++++++ 4 files changed, 205 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/qcom,pm8550-adc5-gen3.h b/arch/arm64/= boot/dts/qcom/qcom,pm8550-adc5-gen3.h new file mode 100644 index 000000000000..2a6338812d4e --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcom,pm8550-adc5-gen3.h @@ -0,0 +1,46 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef _QCOM_PM8550_ACD5_GEN3_H +#define _QCOM_PM8550_ACD5_GEN3_H + +#include "qcom,adc5-gen3-channels.h" + +/* ADC channels for PM8550_ADC for PMIC5 Gen3 */ +#define PM8550_ADC5_GEN3_REF_GND(sid) ((sid) << 8 | ADC5_GEN3_REF_GND) +#define PM8550_ADC5_GEN3_1P25VREF(sid) ((sid) << 8 | ADC5_GEN3_1P25VREF) +#define PM8550_ADC5_GEN3_VREF_VADC(sid) ((sid) << 8 | ADC5_GEN3_VREF_VAD= C) +#define PM8550_ADC5_GEN3_DIE_TEMP(sid) ((sid) << 8 | ADC5_GEN3_DIE_TEMP) + +#define PM8550_ADC5_GEN3_AMUX_THM1(sid) ((sid) << 8 | ADC5_GEN3_AMUX1_TH= M) +#define PM8550_ADC5_GEN3_AMUX_THM2(sid) ((sid) << 8 | ADC5_GEN3_AMUX2_TH= M) +#define PM8550_ADC5_GEN3_AMUX_THM3(sid) ((sid) << 8 | ADC5_GEN3_AMUX3_TH= M) +#define PM8550_ADC5_GEN3_AMUX_THM4(sid) ((sid) << 8 | ADC5_GEN3_AMUX4_TH= M) +#define PM8550_ADC5_GEN3_AMUX_THM5(sid) ((sid) << 8 | ADC5_GEN3_AMUX5_TH= M) +#define PM8550_ADC5_GEN3_AMUX_THM6_GPIO2(sid) ((sid) << 8 | ADC5_GEN3_AMU= X6_THM) +#define PM8550_ADC5_GEN3_AMUX1_GPIO3(sid) ((sid) << 8 | ADC5_GEN3_AMUX1_G= PIO) +#define PM8550_ADC5_GEN3_AMUX2_GPIO4(sid) ((sid) << 8 | ADC5_GEN3_AMUX2_G= PIO) +#define PM8550_ADC5_GEN3_AMUX3_GPIO7(sid) ((sid) << 8 | ADC5_GEN3_AMUX3_G= PIO) +#define PM8550_ADC5_GEN3_AMUX4_GPIO12(sid) ((sid) << 8 | ADC5_GEN3_AMUX4_= GPIO) + +/* 100k pull-up */ +#define PM8550_ADC5_GEN3_AMUX_THM1_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_A= MUX1_THM_100K_PU) +#define PM8550_ADC5_GEN3_AMUX_THM2_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_A= MUX2_THM_100K_PU) +#define PM8550_ADC5_GEN3_AMUX_THM3_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_A= MUX3_THM_100K_PU) +#define PM8550_ADC5_GEN3_AMUX_THM4_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_A= MUX4_THM_100K_PU) +#define PM8550_ADC5_GEN3_AMUX_THM5_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_A= MUX5_THM_100K_PU) +#define PM8550_ADC5_GEN3_AMUX_THM6_GPIO2_100K_PU(sid) ((sid) << 8 | ADC5_G= EN3_AMUX6_THM_100K_PU) +#define PM8550_ADC5_GEN3_AMUX1_GPIO3_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_= AMUX1_GPIO_100K_PU) +#define PM8550_ADC5_GEN3_AMUX2_GPIO4_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_= AMUX2_GPIO_100K_PU) +#define PM8550_ADC5_GEN3_AMUX3_GPIO7_100K_PU(sid) ((sid) << 8 | ADC5_GEN3_= AMUX3_GPIO_100K_PU) +#define PM8550_ADC5_GEN3_AMUX4_GPIO12_100K_PU(sid) ((sid) << 8 | ADC5_GEN3= _AMUX4_GPIO_100K_PU) + +/* 1/3 Divider */ +#define PM8550_ADC5_GEN3_AMUX3_GPIO7_DIV3(sid) ((sid) << 8 | ADC5_GEN3_AM= UX3_GPIO_DIV3) +#define PM8550_ADC5_GEN3_AMUX4_GPIO12_DIV3(sid) ((sid) << 8 | ADC5_GEN3_A= MUX4_GPIO_DIV3) + +#define PM8550_ADC5_GEN3_VPH_PWR(sid) ((sid) << 8 | ADC5_GEN3_VPH_PWR) + +#endif /* _QCOM_PM8550_ACD5_GEN3_H */ diff --git a/arch/arm64/boot/dts/qcom/qcom,pm8550b-adc5-gen3.h b/arch/arm64= /boot/dts/qcom/qcom,pm8550b-adc5-gen3.h new file mode 100644 index 000000000000..312daa846f79 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcom,pm8550b-adc5-gen3.h @@ -0,0 +1,85 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef _QCOM_PM8550B_ACD5_GEN3_H +#define _QCOM_PM8550B_ACD5_GEN3_H + +#include "qcom,adc5-gen3-channels.h" + +/* ADC channels for PM8550B_ADC for PMIC5 Gen3 */ +#define PM8550B_ADC5_GEN3_REF_GND(sid) ((sid) << 8 | ADC5_GEN3_REF_GND) +#define PM8550B_ADC5_GEN3_1P25VREF(sid) ((sid) << 8 | ADC5_GEN3_1P25VREF) +#define PM8550B_ADC5_GEN3_VREF_VADC(sid) ((sid) << 8 | ADC5_GEN3_VREF_VAD= C) +#define PM8550B_ADC5_GEN3_DIE_TEMP(sid) ((sid) << 8 | ADC5_GEN3_DIE_TEMP) + +#define PM8550B_ADC5_GEN3_AMUX_THM1_BATT_THERM(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX1_THM) +#define PM8550B_ADC5_GEN3_AMUX_THM2_BATT_ID(sid) ((sid) << 8 | ADC5_GEN3_A= MUX2_THM) +#define PM8550B_ADC5_GEN3_AMUX_THM3_SMB_TEMP_V(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX3_THM) +#define PM8550B_ADC5_GEN3_AMUX_THM4_USB_THERM(sid) ((sid) << 8 | ADC5_GEN3= _AMUX4_THM) +#define PM8550B_ADC5_GEN3_AMUX_THM5_OPTION(sid) ((sid) << 8 | ADC5_GEN3_A= MUX5_THM) +#define PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10(sid) ((sid) << 8 | ADC5_GEN3_A= MUX6_THM) +#define PM8550B_ADC5_GEN3_AMUX1_GPIO1(sid) ((sid) << 8 | ADC5_GEN3_AMUX1_= GPIO) +#define PM8550B_ADC5_GEN3_AMUX2_GPIO5(sid) ((sid) << 8 | ADC5_GEN3_AMUX2_= GPIO) +#define PM8550B_ADC5_GEN3_AMUX3_GPIO6(sid) ((sid) << 8 | ADC5_GEN3_AMUX3_= GPIO) +#define PM8550B_ADC5_GEN3_AMUX4_GPIO12(sid) ((sid) << 8 | ADC5_GEN3_AMUX4= _GPIO) + +#define PM8550B_ADC5_GEN3_CHG_TEMP(sid) ((sid) << 8 | ADC5_GEN3_CHG_TEMP) +#define PM8550B_ADC5_GEN3_USB_SNS_V_16(sid) ((sid) << 8 | ADC5_GEN3_USB_S= NS_V_16) +#define PM8550B_ADC5_GEN3_VIN_DIV16_MUX(sid) ((sid) << 8 | ADC5_GEN3_VIN_= DIV16_MUX) +#define PM8550B_ADC5_GEN3_VREF_BAT_THERM(sid) ((sid) << 8 | ADC5_GEN3_VRE= F_BAT_THERM) +#define PM8550B_ADC5_GEN3_IIN_FB(sid) ((sid) << 8 | ADC5_GEN3_IIN_FB) +#define PM8550B_ADC5_GEN3_TEMP_ALARM_LITE(sid) ((sid) << 8 | ADC5_GEN3_TE= MP_ALARM_LITE) +#define PM8550B_ADC5_GEN3_SMB_IIN(sid) ((sid) << 8 | ADC5_GEN3_IIN_SMB) +#define PM8550B_ADC5_GEN3_SMB_ICHG(sid) ((sid) << 8 | ADC5_GEN3_ICHG_SMB) +#define PM8550B_ADC5_GEN3_ICHG_FB(sid) ((sid) << 8 | ADC5_GEN3_ICHG_FB) + +/* 30k pull-up */ +#define PM8550B_ADC5_GEN3_AMUX_THM1_BATT_THERM_30K_PU(sid) ((sid) << 8 | A= DC5_GEN3_AMUX1_THM_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM2_BATT_ID_30K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX2_THM_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM3_SMB_TEMP_V_30K_PU(sid) ((sid) << 8 | A= DC5_GEN3_AMUX3_THM_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM4_USB_THERM_30K_PU(sid) ((sid) << 8 | AD= C5_GEN3_AMUX4_THM_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM5_OPTION_30K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX5_THM_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10_30K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX6_THM_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX1_GPIO1_30K_PU(sid) ((sid) << 8 | ADC5_GEN3= _AMUX1_GPIO_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX2_GPIO5_30K_PU(sid) ((sid) << 8 | ADC5_GEN3= _AMUX2_GPIO_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX3_GPIO6_30K_PU(sid) ((sid) << 8 | ADC5_GEN3= _AMUX3_GPIO_30K_PU) +#define PM8550B_ADC5_GEN3_AMUX4_GPIO12_30K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX4_GPIO_30K_PU) + +/* 100k pull-up */ +#define PM8550B_ADC5_GEN3_AMUX_THM1_BATT_THERM_100K_PU(sid) ((sid) << 8 | = ADC5_GEN3_AMUX1_THM_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM2_BATT_ID_100K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX2_THM_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM3_SMB_TEMP_V_100K_PU(sid) ((sid) << 8 | = ADC5_GEN3_AMUX3_THM_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM4_USB_THERM_100K_PU(sid) ((sid) << 8 | A= DC5_GEN3_AMUX4_THM_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM5_OPTION_100K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX5_THM_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10_100K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX6_THM_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX1_GPIO1_100K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX1_GPIO_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX2_GPIO5_100K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX2_GPIO_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX3_GPIO6_100K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX3_GPIO_100K_PU) +#define PM8550B_ADC5_GEN3_AMUX4_GPIO12_100K_PU(sid) ((sid) << 8 | ADC5_GE= N3_AMUX4_GPIO_100K_PU) + +/* 400k pull-up */ +#define PM8550B_ADC5_GEN3_AMUX_THM1_BATT_THERM_400K_PU(sid) ((sid) << 8 | = ADC5_GEN3_AMUX1_THM_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM2_BATT_ID_400K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX2_THM_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM3_SMB_TEMP_V_400K_PU(sid) ((sid) << 8 | = ADC5_GEN3_AMUX3_THM_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM4_USB_THERM_400K_PU(sid) ((sid) << 8 | A= DC5_GEN3_AMUX4_THM_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM5_OPTION_400K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX5_THM_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10_400K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX6_THM_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX1_GPIO1_400K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX1_GPIO_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX2_GPIO5_400K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX2_GPIO_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX3_GPIO6_400K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX3_GPIO_400K_PU) +#define PM8550B_ADC5_GEN3_AMUX4_GPIO12_400K_PU(sid) ((sid) << 8 | ADC5_GE= N3_AMUX4_GPIO_400K_PU) + +/* 1/3 Divider */ +#define PM8550B_ADC5_GEN3_AMUX1_GPIO1_DIV3(sid) ((sid) << 8 | ADC5_GEN3_A= MUX1_GPIO_DIV3) +#define PM8550B_ADC5_GEN3_AMUX2_GPIO5_DIV3(sid) ((sid) << 8 | ADC5_GEN3_A= MUX2_GPIO_DIV3) +#define PM8550B_ADC5_GEN3_AMUX3_GPIO6_DIV3(sid) ((sid) << 8 | ADC5_GEN3_A= MUX3_GPIO_DIV3) + +#define PM8550B_ADC5_GEN3_VPH_PWR(sid) ((sid) << 8 | ADC5_GEN3_VPH_PWR) +#define PM8550B_ADC5_GEN3_VBAT_SNS_QBG(sid) ((sid) << 8 | ADC5_GEN3_VBAT_= SNS_QBG) +#define PM8550B_ADC5_GEN3_VBAT_SNS_CHGR(sid) ((sid) << 8 | ADC5_GEN3_VBAT= _SNS_CHGR) +#define PM8550B_ADC5_GEN3_VBAT_2S_MID_QBG(sid) ((sid) << 8 | ADC5_GEN3_VB= AT_2S_MID_QBG) +#define PM8550B_ADC5_GEN3_VBAT_2S_MID_CHGR(sid) ((sid) << 8 | ADC5_GEN3_V= BAT_2S_MID_CHGR) + +#endif /* _QCOM_PM8550B_ACD5_GEN3_H */ diff --git a/arch/arm64/boot/dts/qcom/qcom,pm8550vx-adc5-gen3.h b/arch/arm6= 4/boot/dts/qcom/qcom,pm8550vx-adc5-gen3.h new file mode 100644 index 000000000000..7a261a7a9cb0 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcom,pm8550vx-adc5-gen3.h @@ -0,0 +1,22 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef _QCOM_PM8550VX_ACD5_GEN3_H +#define _QCOM_PM8550VX_ACD5_GEN3_H + +#include "qcom,adc5-gen3-channels.h" + +/* ADC channels for PM8550VX_ADC for PMIC5 Gen3 */ +#define PM8550VS_ADC5_GEN3_REF_GND(sid) ((sid) << 8 | ADC5_GEN3_REF_GND) +#define PM8550VS_ADC5_GEN3_1P25VREF(sid) ((sid) << 8 | ADC5_GEN3_1P25VRE= F) +#define PM8550VS_ADC5_GEN3_VREF_VADC(sid) ((sid) << 8 | ADC5_GEN3_VREF_V= ADC) +#define PM8550VS_ADC5_GEN3_DIE_TEMP(sid) ((sid) << 8 | ADC5_GEN3_DIE_TEM= P) + +#define PM8550VE_ADC5_GEN3_OFFSET_REF(sid) ((sid) << 8 | ADC5_GEN3_REF_G= ND) +#define PM8550VE_ADC5_GEN3_1P25VREF(sid) ((sid) << 8 | ADC5_GEN3_1P25VRE= F) +#define PM8550VE_ADC5_GEN3_VREF_VADC(sid) ((sid) << 8 | ADC5_GEN3_VREF_V= ADC) +#define PM8550VE_ADC5_GEN3_DIE_TEMP(sid) ((sid) << 8 | ADC5_GEN3_DIE_TEMP) + +#endif /* _QCOM_PM8550VX_ACD5_GEN3_H */ diff --git a/arch/arm64/boot/dts/qcom/qcom,pmk8550-adc5-gen3.h b/arch/arm64= /boot/dts/qcom/qcom,pmk8550-adc5-gen3.h new file mode 100644 index 000000000000..60b3b9c60d4e --- /dev/null +++ b/arch/arm64/boot/dts/qcom/qcom,pmk8550-adc5-gen3.h @@ -0,0 +1,52 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef _QCOM_PMK8550_ACD5_GEN3_H +#define _QCOM_PMK8550_ACD5_GEN3_H + +#include "qcom,adc5-gen3-channels.h" + +/* ADC channels for PMK8550_ADC for PMIC5 Gen3 */ +#define PMK8550_ADC5_GEN3_REF_GND(sid) ((sid) << 8 | ADC5_GEN3_REF_GND) +#define PMK8550_ADC5_GEN3_1P25VREF(sid) ((sid) << 8 | ADC5_GEN3_1P25VREF) +#define PMK8550_ADC5_GEN3_VREF_VADC(sid) ((sid) << 8 | ADC5_GEN3_VREF_VAD= C) +#define PMK8550_ADC5_GEN3_DIE_TEMP(sid) ((sid) << 8 | ADC5_GEN3_DIE_TEMP) + +#define PMK8550_ADC5_GEN3_AMUX_THM1_XO_THERM(sid) ((sid) << 8 | ADC5_GEN3_= AMUX1_THM) +#define PMK8550_ADC5_GEN3_AMUX_THM2_GPIO1(sid) ((sid) << 8 | ADC5_GEN3_AM= UX2_THM) +#define PMK8550_ADC5_GEN3_AMUX_THM3_GPIO2(sid) ((sid) << 8 | ADC5_GEN3_AM= UX3_THM) +#define PMK8550_ADC5_GEN3_AMUX_THM4_GPIO3(sid) ((sid) << 8 | ADC5_GEN3_AM= UX4_THM) +#define PMK8550_ADC5_GEN3_AMUX_THM5_GPIO4(sid) ((sid) << 8 | ADC5_GEN3_AM= UX5_THM) +#define PMK8550_ADC5_GEN3_AMUX_THM6_GPIO5(sid) ((sid) << 8 | ADC5_GEN3_AM= UX6_THM) +#define PMK8550_ADC5_GEN3_AMUX1_GPIO6(sid) ((sid) << 8 | ADC5_GEN3_AMUX1_= GPIO) + +/* 30k pull-up */ +#define PMK8550_ADC5_GEN3_AMUX_THM1_XO_THERM_30K_PU(sid) ((sid) << 8 | ADC= 5_GEN3_AMUX1_THM_30K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM2_GPIO1_30K_PU(sid) ((sid) << 8 | ADC5_= GEN3_AMUX2_THM_30K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM3_GPIO2_30K_PU(sid) ((sid) << 8 | ADC5_= GEN3_AMUX3_THM_30K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM4_GPIO3_30K_PU(sid) ((sid) << 8 | ADC5_= GEN3_AMUX4_THM_30K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM5_GPIO4_30K_PU(sid) ((sid) << 8 | ADC5_= GEN3_AMUX5_THM_30K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM6_GPIO5_30K_PU(sid) ((sid) << 8 | ADC5_= GEN3_AMUX6_THM_30K_PU) +#define PMK8550_ADC5_GEN3_AMUX1_GPIO6_30K_PU(sid) ((sid) << 8 | ADC5_GEN3= _AMUX1_GPIO_30K_PU) + +/* 100k pull-up */ +#define PMK8550_ADC5_GEN3_AMUX_THM1_XO_THERM_100K_PU(sid) ((sid) << 8 | AD= C5_GEN3_AMUX1_THM_100K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM2_GPIO1_100K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX2_THM_100K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM3_GPIO2_100K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX3_THM_100K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM4_GPIO3_100K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX4_THM_100K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM5_GPIO4_100K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX5_THM_100K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM6_GPIO5_100K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX6_THM_100K_PU) +#define PMK8550_ADC5_GEN3_AMUX1_GPIO6_100K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX1_GPIO_100K_PU) + +/* 400k pull-up */ +#define PMK8550_ADC5_GEN3_AMUX_THM1_XO_THERM_400K_PU(sid) ((sid) << 8 | AD= C5_GEN3_AMUX1_THM_400K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM2_GPIO1_400K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX2_THM_400K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM3_GPIO2_400K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX3_THM_400K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM4_GPIO3_400K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX4_THM_400K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM5_GPIO4_400K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX5_THM_400K_PU) +#define PMK8550_ADC5_GEN3_AMUX_THM6_GPIO5_400K_PU(sid) ((sid) << 8 | ADC5= _GEN3_AMUX6_THM_400K_PU) +#define PMK8550_ADC5_GEN3_AMUX1_GPIO6_400K_PU(sid) ((sid) << 8 | ADC5_GEN= 3_AMUX1_GPIO_400K_PU) + +#endif /* _QCOM_PMK8550_ACD5_GEN3_H */ --=20 2.34.1 From nobody Wed Jun 17 06:28:44 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ACF4B34F25C for ; Mon, 27 Apr 2026 16:15:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306517; cv=none; b=mg+5CUdYtvExeMSr4jAHdbl6sc058ni5yZOEcCHivEYSm9M6fq7/XgJURnXhKBlvqH576A5DeAvIpdH59U5pjDXyM1OqIJQyANMH4SV6jvbXBnQlUEg0BM5FHD//AcNG4c2aTPuy4EeX/FXZGumuasvlBi8XUcjQjgTbOFez0c8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306517; c=relaxed/simple; bh=ja52A81219p0ePqreXtVMW+SLCQcQR7+LrrsEvke3mU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kz1o21QdvHYe2UWOGbk1/33dtKMgUQSfO1pcmVg9DYfbF6hzYUbTYgBCiLXWXwh9Pc6Vlwb54n69Qv2UOdjzwgi2VoqbtsuFqtcX87OYDg+KfkRkDp5vQZ2IcTa8y04ovcmJhaNU6Gk/6VcoRLpxbcLr9sYT/Ppcl75qoKuF8Xw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=GQfxqP9/; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="GQfxqP9/" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-488a14c31eeso86452665e9.0 for ; Mon, 27 Apr 2026 09:15:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777306513; x=1777911313; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=EEGCvJMMGZUGWRRutNitBQD1FIXZV4buFivR+bBW190=; b=GQfxqP9/1tKU5sCwXQv2s9hWdphUhVJ8iWU7qSj92kpC1WaIpjyFggOo8+QwceoJcU gmAD+3fy+kJcJnG7YyLnYAU8+nRwQm4353xiVMx0hFdLP5MsNyANcTnmiHiAgMGYxDRI Syc7xtC2SFycWV3pyydTtZyQSOxtgbDK5yx0YlLvnvsLwsEgENXJ08la1CybGUSyihzn GaoqO4abUxv8d7bmzCkBCx4mjSNFbOxnZXJRHgKgesVNKLEWk2VPdxl6Vb2cYh5UH+2+ +x5J4YPsDTiup2nQavVhQGHn0ZXBRKdD9tdyNbnzWwSS8V1XxNmGprxnMQQuNLSjw0Io nHWg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777306513; x=1777911313; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=EEGCvJMMGZUGWRRutNitBQD1FIXZV4buFivR+bBW190=; b=o+aNRTXeSQwI8AFxBR9QN5Ck8BWszKCENwYu6NArg/oKivMce1Cir5x+wSiTIFYrtk DY/CpoBBM7OOw71fbYXyxPqDD4Mly4/wC3NEWSlrQ1wHG7Udh5rdkrcoAk+Vx76hfH8c FasmtmqL42fOavFvQzLzmyLQaWK/bXgwWb9WOGGpPTCR0MuN188397Kclp5wsoY64wvB xrSuINKf0rjoZdd90mMuIwaGVVWJDDJK3AB4u+CPyplvkuZExNqzZF/Ey8NNMZ2GXpHb lQ1sS9AMY+15ticDA7v9jusQyFSMWoetOJo7oWWvlGgMgWNvgi6q11GHtB8QOSR6TV4E lCDA== X-Forwarded-Encrypted: i=1; AFNElJ+AHPMPjYIxlC3PsfyNuUtoy9G30fH39nzloP7fCvik/svNZu46Y8qgYIXAwlzfOvAn1ISEJ4UyAnG5xcc=@vger.kernel.org X-Gm-Message-State: AOJu0YyDL2z+dLByJxsytuRGt7BEkqC6dEW7hTGELEQzJJYeo9CcYwqL 3U8w3jXYp+8sf4qxVZOcRkwLkhwY0Ssrg+fOPZKRdPLnBDZL8QJnwGmHPmEX1oPhYYk= X-Gm-Gg: AeBDietjncDp7MDvwHmIps+1BToAZig44Nii4SNQzScD1UWJoJVXqNY42auq1vYDr31 GT8eakey9M0uix0O7zdvgklsCoYEmN7lVFGfaj3D+OydiacrU3/fiKytLOoFX2hZHle2EcLmFeY H1ng/v4kdRiWz7Fjj8I8fYVEOyFwbBJNh9Y3DCbqFDPClJAFyHpc6ZDQHbfroKDO6EDCh1ykb+v SSqUJkPU5sBp+pCUYWhr7ET7x1LTjYwFT32X5mBJuGEPIUoJr0+nbUL7NUyQblO/+hhSOZZom2l Mo5jsgp/FC3cU0EhJ49zgpM5d0V8gRDpd33Ckfv4cJ+Qi/LRtpRdEAdXy42BidN6MFfsmRiRmiW zhrAKN0FLzgot93A22YV+tgC2Mys1G2KXSxSgeQqQMS2Lkhn7TRAb2ssE6KIvccv/38j5TD9hGm hAcvRgd66vEjFFg9g1e+k/8FnfeNsfi8OwTiUnSptQOoSEPtQJtWfqsDQ= X-Received: by 2002:a05:600c:348d:b0:48a:6798:52e9 with SMTP id 5b1f17b1804b1-48a76e00c19mr1628115e9.0.1777306513158; Mon, 27 Apr 2026 09:15:13 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a5aa3ae83sm831407275e9.12.2026.04.27.09.15.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 09:15:12 -0700 (PDT) From: Neil Armstrong Date: Mon, 27 Apr 2026 18:15:06 +0200 Subject: [PATCH RFC 2/6] arm64: dts: qcom: pmk8550: add VADC node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260427-topic-sm8x50-adc5-gen3-v1-2-8a70f7b90a75@linaro.org> References: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> In-Reply-To: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=1601; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=ja52A81219p0ePqreXtVMW+SLCQcQR7+LrrsEvke3mU=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp74uMHV9IkV+hAR6m8z5+XvyiJ8jBWig2Dko94AkI vk7W6dGJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCae+LjAAKCRB33NvayMhJ0TGLD/ 9z0OPMlS+b6Ksh5+XnUkoro3vILp1uAs96hRYPdXBiBG8pKSoKj3ulu9x3TwCaUUBMmF6EqPJsXEZF K8Wq+LvpGE8a/U8i3Yu8cU9K2xbHD2l7GVSm/lKUTsPH5HbNE+CSnL9TqfLi/zckY24MK95j7PuE2X jVbotqxHmw4tjBIrN2Ti1cf2zg2GNXkllVe4sV5Cjl7DpJD3XMl6VYZoG7XS3BVf+AY2Z2SRLi//Qz /6O6zbeytvuJcMGWtvcEQUULJ2uKtXKIXEGWXb9Lj/g1dh8YhMti0YmEY63c4uPCk1l7e8RXPmws4S MqhnU8FULGejy6yiKeX02/geDP17gTVrnmwTExPjWUsI0HadzRFFja6h+6o+P5e4Kdy6jE0ROgKAAI HzluxwWWnVSlgxbLT5z4XUyrX7JHmWYy/1Neh9aOfKgD9b/wYfJsboHLu3g9ZQJ7enPXjaPn+Bkty8 srziYf6JdtmrHZy6MGSldaXgZXJnEFZI2KroyQgyz1NTAb3ken//0ZKIpbBToGrVfyH5Nv63dHX0Gz IU9OPpFQvzI3BZNmwOtZw1uUbIfp96i9JR68ZH+6tBBqAJ2TUx7voSdIfZf1qnhR+64lD721M6XFJp +oK6ZxWjqPnJZXzZvr4idbdNai1mo6fOqBc6+wM2qF942ci+G6EfoI2twZfg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the VADC node and the initial pmk8550 adc channels. Signed-off-by: Neil Armstrong Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/pmk8550.dtsi | 31 +++++++++++++++++++++++++++++++ 1 file changed, 31 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/pmk8550.dtsi b/arch/arm64/boot/dts/qc= om/pmk8550.dtsi index 3049eb6b46d7..92d57d101c7c 100644 --- a/arch/arm64/boot/dts/qcom/pmk8550.dtsi +++ b/arch/arm64/boot/dts/qcom/pmk8550.dtsi @@ -7,6 +7,7 @@ #include #include #include +#include "qcom,pmk8550-adc5-gen3.h" =20 / { reboot-mode { @@ -44,6 +45,36 @@ pon_resin: resin { }; }; =20 + + pmk8550_vadc: adc@9000 { + compatible =3D "qcom,spmi-adc5-gen3"; + reg =3D <0x9000>, <0x9100>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts =3D <0x0 0x90 0x1 IRQ_TYPE_EDGE_RISING>, + <0x0 0x91 0x1 IRQ_TYPE_EDGE_RISING>; + #io-channel-cells =3D <1>; + #thermal-sensor-cells =3D <1>; + + channel@0 { + reg =3D ; + label =3D "pmk8550_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@1 { + reg =3D ; + label =3D "pmk8550_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@3 { + reg =3D ; + label =3D "pmk8550_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + }; + pmk8550_rtc: rtc@6100 { compatible =3D "qcom,pmk8350-rtc"; reg =3D <0x6100>, <0x6200>; --=20 2.34.1 From nobody Wed Jun 17 06:28:44 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D298351C30 for ; Mon, 27 Apr 2026 16:15:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306517; cv=none; b=a4WYTbq/pYWQtATDlByEV26sTf0XXsnKeDYZpkdwOUKu+lxO+MVySrWT+NksbVTrG3VXYxT4g9TMF9ekoGPGvynsdsW8gQVMgoAhCDSUkM0ugrBEPZAKDV5+i6sk3GvvtWwqS5uxP0d2SymK4JJASBOfuf1LJHJreT4cxXnryVE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306517; c=relaxed/simple; bh=gh+gyyibXVgmz6oKLPN+g/HIIFQnoruH6nJZZLk/vMI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qnqGO7fpJtPCvtgCiFdtuKHqlSZ8CuZzXNObt0Jq4cO1WwlJz5URpom+Csy67REmfW/W0yAdUOV+/Zs7XbH0CieI9wWcxQ8vJd37UxnwDM8USlZ5a4ull7pAqDikTNe1aKQn0lDgzFl1gj+vt+WtA1XkQa2gVdjoIajnjcW+CdE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=sBnZLave; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="sBnZLave" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-488b150559bso83050245e9.1 for ; Mon, 27 Apr 2026 09:15:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777306514; x=1777911314; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=P7nHYFe9E6eacQa3hEJLzgoVLJqj03Ug6IiFcdL3B3E=; b=sBnZLaverHYKfmio8i569WoYqqoQkndadL0CZgbd4E3tcbdo4EHeJlsRE88zVaJUjr drn5ZU0ubv89e+Yt9PTSx75f48641ee/UGIfl+s8hfsetios+Tktl6gdyjcZf9RoQlWm dkxlRxq3Cf8PocylFTxC87wC2gltcrFxX2h63mW0dP9j0vKyGucM+MOg1xJJte/a93mf cAr8NhypiTseBHMyiaEmnCY8eymsh1cFDKF9eJSjT6qeGGZTNJCLMzQWdsixSQfdQMPb j7DnTDVXvwklP5EhVgxGyvwh/IjktTUDHQCAk0G/bAhmxUwfSSwdyiC6liLyunaN9Iti NiBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777306514; x=1777911314; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=P7nHYFe9E6eacQa3hEJLzgoVLJqj03Ug6IiFcdL3B3E=; b=BqXTXA+ls9AvmlgMkZbszfcqx0FR57pbPt6jG3gc4r5hkelinL7qIAKdqNKBRH4puB jvcsbA1X42MJPtlivEZYr/fyQfe7prM5CUqVoXetoKQqsU5en+PTeOL8FhHf35y3PgM7 7GfdqWkwe3JWGFp48X0FPRiIYoPYI2qU9el18x4houtJd14cRMxJrLwhGwE/A5fgdLnB cDFyIb+Gk+sCK42OJPHpN//rsCfegBKoE5E8QXkn0oFado3asX8+oPQrMNHQ7uolH+wy ccINYLuttNGl3SIKfyZCD6HJ1s/e6xaydHolrMXOewmuPDdg5n8++3kiozJTzGcmzU97 Y4EQ== X-Forwarded-Encrypted: i=1; AFNElJ/eDaFzL8qVqtO2VW7LUT1hQ/2WMlJClVKZmIDxpOmH3pZkkF5PJzNSpFWKPbUaBaDBrurknyhND+SPjHg=@vger.kernel.org X-Gm-Message-State: AOJu0YxkbTnbClAiQUYwhzUVZn6dJjsEoljcRKCcuYFh03M36UiQkz5X laPvP24YBD4M5yss6s+zOBGqjDMaHZR3nxHteOG27RZHTzRwk/SM+F8V3ys4L5qxsTo= X-Gm-Gg: AeBDiesNDn/3cqsFPwTT7uh+dGRqzO4TSv0dCcQma6VCLVAbzrBrPhl7e/lpo1qFV5l mWrQpSxJU7vuSZ2VMLzWNk9aanGVAp00fni5oLwoXXF88Gdd/P5amWFoPm3Au9nVFPjX3V33T2n 2+qz9kU/Gh8YhUu9dBbJQkvHUupnKxgVk3pwhtSXo9nOzKHGPp6d2QMKBz6RIHn8bMzprtP3fmH LIdyfHEYGXzoh72w7KNOCS5KDtqZlShXowBxUOQDRwvJNKgZ6NUivBrmKWj7sr1b2m6XwLCgkbE 81AQcoAOczNLDH7Z+vqnlZvF5slxVz/7jYBtIgwTIpyar9SZf++iHvCsiSROjOPWob5IrL1FJqD 8KRu+ytg6TXJE+dvnqxEdGWDTC0WRTdFh8Fv9p9QhCpTmOuGR104fCEnfeT5Cy0zwaXb+8+DrmG clvfNCe9yduYBAWJv4lB94FhAV3SFvhDqIk8N1h9v4w97OdXmUSaZvNvA= X-Received: by 2002:a05:600c:5303:b0:48a:5c23:cab with SMTP id 5b1f17b1804b1-48a76f773d3mr512715e9.19.1777306513974; Mon, 27 Apr 2026 09:15:13 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a5aa3ae83sm831407275e9.12.2026.04.27.09.15.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 09:15:13 -0700 (PDT) From: Neil Armstrong Date: Mon, 27 Apr 2026 18:15:07 +0200 Subject: [PATCH RFC 3/6] arm64: dts: qcom: sm8550-qrd: add SPMI ADC channels and thermal nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260427-topic-sm8x50-adc5-gen3-v1-3-8a70f7b90a75@linaro.org> References: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> In-Reply-To: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=7619; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=gh+gyyibXVgmz6oKLPN+g/HIIFQnoruH6nJZZLk/vMI=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp74uM5g9t+edRbUSyWS5F7vCV9zBCRSr35K4ZR4HY 8qfnN7eJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCae+LjAAKCRB33NvayMhJ0b/CD/ 0T0V+Yh0cpUBgyBZJCcqPLAYoO9+O+6NLkUXxzoR+/BjUyaaRsAuhGvqiLFbnFLjaONoDq8p0T0obI q+Bv3cTmnj73u+Y/cZs7wa48ofSN953/AWLZT4O3PDN+kodXkZXwmW2uAh/u16oF97nOXnQyxCCidC nwk2NfoHJO+OJnx1rh5SVE2I+3UZd8Kec7rBSVcN5sF9MGRbyz3kI4gXjoP2DVUHAmHo6w11cVPgMc AUkw0srTCIG8KchK74Ho/3jBXGmYxvVPUdid8uEFlA8sjXho5+5VUYRaEF51g/brSi3zbZGbmQAwt2 xt99r1jpurlyohRTSUXBdRrcApLOt9AT+vCqWfXAH/9oMppeSn9gps5XgiWwogBt2GKcYHGyHh8F6s 6yj1OKIQ8W5B17RhIG2iqeWdIKk0MP1wqYSzOobPFgMIcd2ybGhdOQX3rtMzrURCKXfHN87yub0siq cRxj7QCWnD9el5wGYp89WwRsxpcZRyUDh/FXVVU0rAuvB6ZXUfVjxD8UoKMjUhdma/u2iqXsA9+CRU tpkyOJ8s0ZgCz0Kr1PrvLEqmufsqOsJQ8J+SRf5AbuoeUikzmSKrUGob1AxlVM2xUutR0nkk+oEpSR 941HoMRr++THykgnacapMeADKdh1Jun4BsyeJp5BgZCGuAwL6typthyS/b6A== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the SPMI ADC channels on the PMK8550 SPMI5 ADC3 for the other PMICS on the system. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8550-qrd.dts | 279 ++++++++++++++++++++++++++++= ++++ 1 file changed, 279 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8550-qrd.dts b/arch/arm64/boot/dts/= qcom/sm8550-qrd.dts index 2fb2e0be5e4c..8405cb9e0d6d 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-qrd.dts @@ -17,6 +17,9 @@ #include "pmk8550.dtsi" #include "pmr735d_a.dtsi" #include "pmr735d_b.dtsi" +#include "qcom,pm8550-adc5-gen3.h" +#include "qcom,pm8550b-adc5-gen3.h" +#include "qcom,pm8550vx-adc5-gen3.h" =20 / { model =3D "Qualcomm Technologies, Inc. SM8550 QRD"; @@ -205,6 +208,92 @@ platform { }; }; =20 + thermal-zones { + skin-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM1_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + cam-flash-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM2_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wlan-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM3_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + pa-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM4_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + rear-tof-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM5_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + usb-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM4_USB_THER= M_100K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wls-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10_1= 00K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + }; + vph_pwr: vph-pwr-regulator { compatible =3D "regulator-fixed"; regulator-name =3D "vph_pwr"; @@ -997,27 +1086,217 @@ led@3 { }; }; =20 +&pm8550_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550_ADC5_GEN3_DIE_TEMP(1)>; + io-channel-names =3D "thermal"; +}; + &pm8550b_eusb2_repeater { vdd18-supply =3D <&vreg_l15b_1p8>; vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550b_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_DIE_TEMP(7)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_c { status =3D "okay"; }; =20 +&pm8550vs_c_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(2)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_d { status =3D "okay"; }; =20 +&pm8550vs_d_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(3)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_e { status =3D "okay"; }; =20 +&pm8550vs_e_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(4)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_g { status =3D "okay"; }; =20 +&pm8550vs_g_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(6)>; + io-channel-names =3D "thermal"; +}; + +&pm8550ve_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VE_ADC5_GEN3_DIE_TEMP(PMK8550VE_SID)= >; + io-channel-names =3D "thermal"; +}; + +&pmk8550_vadc { + /* PM8550 Channel nodes */ + channel@100 { + reg =3D ; + label =3D "pm8550_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@101 { + reg =3D ; + label =3D "pm8550_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@103 { + reg =3D ; + label =3D "pm8550_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@18e { + reg =3D ; + label =3D "pm8550_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@144 { + reg =3D ; + label =3D "pm8550_msm_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@145 { + reg =3D ; + label =3D "pm8550_cam_flash_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@146 { + reg =3D ; + label =3D "pm8550_wlan_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@147 { + reg =3D ; + label =3D "pm8550_pa_therm_1"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@148 { + reg =3D ; + label =3D "pm8550_rear_tof_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + /* PM8550VS_C Channel nodes */ + channel@203 { + reg =3D ; + label =3D "pm8550vs_c_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_D Channel nodes */ + channel@303 { + reg =3D ; + label =3D "pm8550vs_d_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_E Channel nodes */ + channel@403 { + reg =3D ; + label =3D "pm8550vs_e_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VE Channel nodes */ + channel@503 { + reg =3D ; + label =3D "pm8550ve_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_G Channel nodes */ + channel@603 { + reg =3D ; + label =3D "pm8550vs_g_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550B Channel nodes */ + channel@700 { + reg =3D ; + label =3D "pm8550b_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@701 { + reg =3D ; + label =3D "pm8550b_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@703 { + reg =3D ; + label =3D "pm8550b_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@78e { + reg =3D ; + label =3D "pm8550b_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@78f { + reg =3D ; + label =3D "pm8550b_vbat_sns_qbg"; + qcom,pre-scaling =3D <1 6>; + }; + + channel@747 { + reg =3D ; + label =3D "pm8550b_usb_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@749 { + reg =3D ; + label =3D "pm8550b_wls_therm"; + qcom,ratiometric; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; +}; + &pon_pwrkey { status =3D "okay"; }; --=20 2.34.1 From nobody Wed Jun 17 06:28:44 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7934D357A4A for ; Mon, 27 Apr 2026 16:15:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306519; cv=none; b=kE0JIvWNjHre6xnv/pcRYCUEZbc9Jp7OgmVUxRAhU8WGkpr0RUGvgiHL3illQbTa8w3IPC2/EfMEk7c5XCITGvIGUyr7/zISmzb6VOXFOLoWsEr6BGwLQFzo21o4GnNC9UcVY1MT+ACax1VElHdSzVaqsPHOxmF0+/RN00SL4ns= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306519; c=relaxed/simple; bh=Atk2z0K3rltJodkMMQi70Y9UqqQouKf+wKkF3AgV0ZE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bUpBvVvzh8nzjaIeVaSwMkXEGBXqlxCu1aZi605STI/FwGJ3f2SmqHB+8cKh7csAjftMlMTXnV8HXl/ihTILMT65qRKE1z1MSrDipZsl7yHG7VX8Ihh+L589YrBBQsfl22qxP/bafhIM4MImgB77M7QNLTkSa08iIDJxSxRrI1w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ldUYrDo2; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ldUYrDo2" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-48896199cbaso103743365e9.1 for ; Mon, 27 Apr 2026 09:15:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777306515; x=1777911315; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=N5Sv1SZR8s24+7zvPiaalVQbI/wSYYoYNIlU4Z2+kIo=; b=ldUYrDo2EXDkKy/u0DgqRtUl1aG441vutaLOMYnPA1rbBjhrtH7Nd+QjtBw4DbFUv5 g1qs1emhV+uRkxn/igOWdVcDlEr9TLn6BhzJlOgyh2SEifup9Y/clfAshnG263eUSC3M DjnJcr7uXLI4LAJ+7pJAq8esH7wWGr8DkCvhavUHMPcokU9tqm74K7jz11Rmcl1Z6LOa 0fb7py5qgZgeCiJK5HFKxaJH1EA88f1QQv7r9wlVHlcevzBDzsO0/605KVyD5xAf4FxK xV3WIT+2B4gXnsD2JxWEZbqvruEnFjcoKX6dYvUyTP3KjM31RL/4qmUmzCKCOeDGMMuS ILYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777306515; x=1777911315; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=N5Sv1SZR8s24+7zvPiaalVQbI/wSYYoYNIlU4Z2+kIo=; b=LSWjLsh8DONnVtGOEg4PEohny5A0Nr6MnWpHnZPsu9fSTStIS/cppBGOBkg4VDAiRm bIbay0UWqs8Ba73Yq6zYw/PoU0GFH0f5PT7HF+p/wbkMxI82yAPqF5hIInsoo+vBF4al FISKrQU6emHqot3esZ/Z+sqp1HTTomltEm84FilAfKlLJp7e4V8fZbtT+BJzd4vQMHTz SZwGYls1ap82zv7hpkaFg02K8/3zDf5sjxfrCklAqRzflRVdnFb0smjEV/M+utdZbkOY JtIqudgpXLBKvQmglQncffEzQFWYEl39dom7qYacO6Z9seb3F0u05LR6TRZsrMRB/cqY NzSQ== X-Forwarded-Encrypted: i=1; AFNElJ9KicGqzrz4/I89bV1HtAoom/z0m16FNVqwYFaZFa76OxD22TLiRRY/uma/CVMgY4SzgAAjZmSn1afe07c=@vger.kernel.org X-Gm-Message-State: AOJu0YzKx4jaFEYGKFVWJWQmz7NmCH9K1/F2S2Bi77ejFKVfTF0AEOOC Z87ScMAakbCTGzZnynbW3NPIr8nkuiABNWB6tJr5Q7ywn55ZdgmA+0Pni5ios+Lk9hY= X-Gm-Gg: AeBDiev5+HiUzQSYh0rffDY8zxISyFUVIiHRky63WEIkNt4ZWp4Os+uoWxXy3Q3VvFy +JMaWM/LZsBklnDS8J0X636kLK1gbcOZ8OVBsLQqnuJ3dF5XkWFgRGpzHLjF42ra5aekz4scZ2/ Ded89cNq6C8ZuEEgjJD6shkQx64qABQ64h0RBk9Kj3klXfcIoDvbKVRJlkIx2P9KE6DgohrGmtt LVpIAoLlGY7cJbJT5x0OfTFnNxh29JxMVd3Qt0Y4CjBJmAD9tYfWR3f83Bs2OS1Cgmd38ODa9sV L5pGFTq+MJ0vDfEIurLAnDZRfMuZLQfGb7NbUAmiHpbS67D8hFjZ0Cliy5THXWnZ5a+YSRx2onY X9VWnbAD73+pnFgnBG+OtTlzm24nnk2GjzRPMNcEIaLmgwRpatAxj7XJFxnZiuQGaZlUmh8KiUd YnI3fSn7DtDdg1+9eqdP7DLaISkP35Q3YkGr9ugUfOYDWxaGGpac90zfA= X-Received: by 2002:a05:600c:34cc:b0:489:1cd2:6106 with SMTP id 5b1f17b1804b1-48a76f45acfmr1106525e9.6.1777306514708; Mon, 27 Apr 2026 09:15:14 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a5aa3ae83sm831407275e9.12.2026.04.27.09.15.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 09:15:14 -0700 (PDT) From: Neil Armstrong Date: Mon, 27 Apr 2026 18:15:08 +0200 Subject: [PATCH RFC 4/6] arm64: dts: qcom: sm8550-hdk: add SPMI ADC channels and thermal nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260427-topic-sm8x50-adc5-gen3-v1-4-8a70f7b90a75@linaro.org> References: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> In-Reply-To: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=7576; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=Atk2z0K3rltJodkMMQi70Y9UqqQouKf+wKkF3AgV0ZE=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp74uNJWwMjdsM0/F3D+s53UwydNtlvzbD1bFu6NqL fbkemGCJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCae+LjQAKCRB33NvayMhJ0Z+jD/ 9OgYYcL10g7B4ajak0eBQ0fAl0xiNlc9k7eKfwwykwkcIPAvqk1Oh1wCUwFwlu49LVKdE64vXsiDOb HU0ZpV56/hoGyyyGVXtg3eAow8U9n0Sinu625MDJsxerbRmXV/fKDXyWz56xPgkPeRYXdVlO5TDMnv df4WRvlhThshSgK/HyXB94bVcO/XIzkYqIu0T3kSJeXFYabnLjJENWNiagR+g8ntpmwVwNLApvh27s 8Wew5VgguqlRnPJ7D7exltXyiKrOrp4jSeYjHNFzhx/fF6VJoFywPYRWtQjB9+5wqH3zTcGvsbDLj9 P7pOjnNgToLq1pN9jpGPYPGUn5goLLY2FeOAnzYgtwmdwhmE30mRQtQrjlPEHoY7+ELjpNboeYdOpt Bki60mC63oY4UTgQrcfPneOeH0Ew0UYEQ4o9G0iG1FWtkORz0JCM0UXa+ELU5h0wabXAyKjONpSEgb eJ8vVwKNFkFE16G9XWFrKBABVtQW5fezmFuJYJt9Ifb9ZmhYB25SeYdNDp6ZWawuW47/dYfbLEnSEZ FWZkLiQIwYQfkZl4wKSsOHMRAMcnVBPb+ExMdNNf/9Wi87YgDpT713/AV0DRKHXgNSiG2rcIq8B/3f 2FZfimeO0O21rZW45p4hCgjV6RW5eZNc2AbNoyWkBpolRgWt5LT6Q4isbi4Q== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the SPMI ADC channels on the PMK8550 SPMI5 ADC3 for the other PMICS on the system. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8550-hdk.dts | 279 ++++++++++++++++++++++++++++= ++++ 1 file changed, 279 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8550-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8550-hdk.dts index ee13e6136a82..83cf48a623fc 100644 --- a/arch/arm64/boot/dts/qcom/sm8550-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8550-hdk.dts @@ -16,6 +16,9 @@ #include "pm8550vs.dtsi" #include "pmk8550.dtsi" #include "pmr735d_a.dtsi" +#include "qcom,pm8550-adc5-gen3.h" +#include "qcom,pm8550b-adc5-gen3.h" +#include "qcom,pm8550vx-adc5-gen3.h" =20 / { model =3D "Qualcomm Technologies, Inc. SM8550 HDK"; @@ -280,6 +283,92 @@ platform { }; }; =20 + thermal-zones { + skin-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM1_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + cam-flash-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM2_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wlan-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM3_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + pa-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM4_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + rear-tof-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM5_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + usb-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM4_USB_THER= M_100K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wls-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10_1= 00K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + }; + wcn7850-pmu { compatible =3D "qcom,wcn7850-pmu"; =20 @@ -1102,27 +1191,217 @@ led@3 { }; }; =20 +&pm8550_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550_ADC5_GEN3_DIE_TEMP(1)>; + io-channel-names =3D "thermal"; +}; + &pm8550b_eusb2_repeater { vdd18-supply =3D <&vreg_l15b_1p8>; vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550b_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_DIE_TEMP(7)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_c { status =3D "okay"; }; =20 +&pm8550vs_c_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(2)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_d { status =3D "okay"; }; =20 +&pm8550vs_d_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(3)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_e { status =3D "okay"; }; =20 +&pm8550vs_e_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(4)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_g { status =3D "okay"; }; =20 +&pm8550vs_g_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(6)>; + io-channel-names =3D "thermal"; +}; + +&pm8550ve_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VE_ADC5_GEN3_DIE_TEMP(PMK8550VE_SID)= >; + io-channel-names =3D "thermal"; +}; + +&pmk8550_vadc { + /* PM8550 Channel nodes */ + channel@100 { + reg =3D ; + label =3D "pm8550_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@101 { + reg =3D ; + label =3D "pm8550_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@103 { + reg =3D ; + label =3D "pm8550_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@18e { + reg =3D ; + label =3D "pm8550_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@144 { + reg =3D ; + label =3D "pm8550_msm_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@145 { + reg =3D ; + label =3D "pm8550_cam_flash_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@146 { + reg =3D ; + label =3D "pm8550_wlan_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@147 { + reg =3D ; + label =3D "pm8550_pa_therm_1"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@148 { + reg =3D ; + label =3D "pm8550_rear_tof_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + /* PM8550VS_C Channel nodes */ + channel@203 { + reg =3D ; + label =3D "pm8550vs_c_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_D Channel nodes */ + channel@303 { + reg =3D ; + label =3D "pm8550vs_d_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_E Channel nodes */ + channel@403 { + reg =3D ; + label =3D "pm8550vs_e_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VE Channel nodes */ + channel@503 { + reg =3D ; + label =3D "pm8550ve_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_G Channel nodes */ + channel@603 { + reg =3D ; + label =3D "pm8550vs_g_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550B Channel nodes */ + channel@700 { + reg =3D ; + label =3D "pm8550b_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@701 { + reg =3D ; + label =3D "pm8550b_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@703 { + reg =3D ; + label =3D "pm8550b_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@78e { + reg =3D ; + label =3D "pm8550b_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@78f { + reg =3D ; + label =3D "pm8550b_vbat_sns_qbg"; + qcom,pre-scaling =3D <1 6>; + }; + + channel@747 { + reg =3D ; + label =3D "pm8550b_usb_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@749 { + reg =3D ; + label =3D "pm8550b_wls_therm"; + qcom,ratiometric; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; +}; + &pon_pwrkey { status =3D "okay"; }; --=20 2.34.1 From nobody Wed Jun 17 06:28:44 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27FC835B654 for ; Mon, 27 Apr 2026 16:15:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306521; cv=none; b=PHuQc92CzdhFUGmX5X5SHtCZvv3pYpKL9U3M5IyYzDRhXg6AGDcscoPmrM6SioH+XgOlJFEDz2iImY5w3dwRqAVszaYOEVBzFA4IM/aHtNbFji9Hx7Mw6a1YPdD+tE+Mlb3yZlYlWH5GeePCsuCEPjg/Y4WcaBiNQPUsinvTTZU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306521; c=relaxed/simple; bh=/ZuiDu/G3WU1/Gf07Rd3eeFcsxRLQ1t+nKgIPYDHy0E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XqydCCaHEOfnbug3o6dR6ibJTM63hdiwHgpSdxPTTkJaygeayGsEImKT8F30ROLOM23UCjIdDPbLGDM9MxCJQmuj/Y0N5PqsjcYAyQZqRrTLHZUCHLsKHjZccQzeRdgBDPJ+vQqV/ILf5BbFzG7ar+t+EH5jjLZg5lb6D255KkY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=an9Af/yo; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="an9Af/yo" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-488b8bc6bc9so75610565e9.3 for ; Mon, 27 Apr 2026 09:15:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777306516; x=1777911316; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=JIeCF4WBDw12rg++qmEmRbrnoO4qegsoW5hTZ+mVIPw=; b=an9Af/yoZuYDlcSKvM6FYpnQ8O4/etayD2NfQxQHZbxu8WJ/GnuorkeblYbAnJS7z0 D13+oXWOyG1FdURgsXcwQ0NfrRg16WIO0n9s8cQu5C62VpT2f7Z0A8PX9zHL/P8KMj1I UkVmILeZjenxW1XvRk2XB5zRe00O7GjyEwg+HXcElltjpwgc/RpHUa1SPefq8OUvNTjE XQQFycCmCBYunVvDGduflqjptWBj5x2W52yb+oj47jGQM2nuJO7LAsWRdJbcNuYAuJPg u1MdyYTdkr7r1+eZKp+Rt0eoWIEILf1Fp8c1GUBnyXLfJRuJcCzwoOBO8PlNHr/bohLr mtDw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777306516; x=1777911316; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=JIeCF4WBDw12rg++qmEmRbrnoO4qegsoW5hTZ+mVIPw=; b=qXMv7HdN6raj3LtmCk593/zcRpqfWd0jR6aioMlIH5HYXB4YaS5+JnGhGFw/OekBs/ Cdhro7oz/o4Tor2Kl4hpA8pG++hl5IV3F+NUd6l5eNDMoTE4a24m8mVkcdYjJjVrt53d FmvYk6lmNpcW3+tFAvkPJY95A3qaX47o1D+H/jZedc8lT2EYlkvygUZjAaEupSUpsRyn 4MR1CNJ1j2vGvSxOYd7ud5xzuJxa+NxNGxEYq4Awu9NYTBTs6XsLQM+bcdINge8NTxHV vWvXPe/plO4HZL1dbr8DpWB6n9o1KGS1QZd0r9jmTaA3K/6dhs4i3IHHACQyFlksNCzw vAQg== X-Forwarded-Encrypted: i=1; AFNElJ9ru5uU3bmvtL4w+fRo7tdhhqfFqFT013EdZQzL7/tm+StzYkIT0Z5qi6S0Fch0b8kI0tWweQiQItd4VGk=@vger.kernel.org X-Gm-Message-State: AOJu0YynrD78ANj98mhhzTP4CgbmCGEeLdec6i97ayr4tkImrXEq4Vsz 9AGHYOqwKxxXMjg46LWW/RYO+iZ5n3dbj9HS43op9iVAOO+XE3fyWB84ry5l/WVUJlc= X-Gm-Gg: AeBDievKo/aPhOL1Q7kkT3XKdevxx6blRaU2MiDOG6wxOzu6aMhSoEn3F76QOAqg+J4 tqTXYCD5680/+T5d9bncFp7ufq5YkQhtmNHK+ZzajLEAEj6IR8WBsCAc5dXhBoI8KG54dJoL2tA lyXDQ61pu6QBm9/qYHS65+jkXo/8c8IpLWBIbZ2dg/rsjLAF609/0Uow9Ol+zUhLHzLt5QTx3l8 AUYWfZP5y+3JlkE3ZRfpUuI+SAtQ1YpvTCtfQGzjP8Pifj+bmGVSQtCNkkYp7xBGOuEw0l03wQE H96qM3Bz1Z4Pz11nIgveFySYhsp0l4QKjf7+rBAOtAkaht41Cm9HoL2rLpTsZ+UDAOwUdvFYdZs xLpHpB5hWNy0aeOVrY3o61Ce745QfrPgOEoDaMXW34xfs6i8etmw/+4tiU34cLzH7jDeQ0yq+Io Nbe2ylaA3fgdl2baiyv009BRl33P6PfqZOqcpWTsq8TDm9FYb146Fk/ec= X-Received: by 2002:a05:600d:8454:b0:48a:5301:bb5c with SMTP id 5b1f17b1804b1-48a76f77361mr95475e9.16.1777306515484; Mon, 27 Apr 2026 09:15:15 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a5aa3ae83sm831407275e9.12.2026.04.27.09.15.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 09:15:15 -0700 (PDT) From: Neil Armstrong Date: Mon, 27 Apr 2026 18:15:09 +0200 Subject: [PATCH RFC 5/6] arm64: dts: qcom: sm8650-qrd: add SPMI ADC channels and thermal nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260427-topic-sm8x50-adc5-gen3-v1-5-8a70f7b90a75@linaro.org> References: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> In-Reply-To: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=7632; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=/ZuiDu/G3WU1/Gf07Rd3eeFcsxRLQ1t+nKgIPYDHy0E=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp74uNM+c5LL/o1FEO6FqnglR8APAp517bFgl3hX5P 9+/Z1oiJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCae+LjQAKCRB33NvayMhJ0Q3vD/ 0W/6edV1bxAsZN+cXGsoDjRX8qWB61jJtgWckCSRkPkZhujLLOKCN3HO5E3NEz4oxl//6k3xkZs0ZU y//QeWY/3UG5qjWU8k64/o2SgWmNutlIWee577SSG6FVdMuN2x4tP62GK9ddYL763Ltrxllvo+Ijki mgDXENy9623cTJGFwdYIoN+83zrWzuFxNypv54eQo4/0I3Z5fkHCvKu1x0S+jjHQ84D/XgjNQJOeOT MRRwKORtX+yHd1fwb49ddCDVrFPZMD0ug1q61Nt/7arCP8uubWrfu6Ob/JeU631gMHmTBRM01y+QS2 usght1kKXM5v6f2wIgiwTOUd6uzCfTkiSm9TR8TjcucD0kTkgGf4w0nJHaWKfB8wNt8ob8m12eeHGV SJ6zXTlJnj4c84biuIvzkke0KITKnyEsZo+bsFj9+QL2heL7dvjysfyCgLvnbH/wCXvCIIj5Zk5VD/ I3ctNInUF220ZZNjtkalllWsY/3gKi6VUKoX8dNoHotnH6gJQqbO21u+Gnowd18Ski9DziTl1G8GWW ohYqG6B+LnvZ286WWJazNX4Ev6+i+rSJDWjFq03FApD4zZ7KEex2iiupOLBkdK7QCWHbVIncETNjHn 4VlplJqE6xO7XrJ/zhuVoDzXAdPPjqvJrh0Lz5dZ7o1XtZzD2tH5CMrcQGkA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the SPMI ADC channels on the PMK8550 SPMI5 ADC3 for the other PMICS on the system. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650-qrd.dts | 279 ++++++++++++++++++++++++++++= ++++ 1 file changed, 279 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts b/arch/arm64/boot/dts/= qcom/sm8650-qrd.dts index a3982ae22929..0f5f9e55586a 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-qrd.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-qrd.dts @@ -16,6 +16,9 @@ #include "pm8550vs.dtsi" #include "pmk8550.dtsi" #include "pmr735d_a.dtsi" +#include "qcom,pm8550-adc5-gen3.h" +#include "qcom,pm8550b-adc5-gen3.h" +#include "qcom,pm8550vx-adc5-gen3.h" =20 / { model =3D "Qualcomm Technologies, Inc. SM8650 QRD"; @@ -158,6 +161,92 @@ platform { }; }; =20 + thermal-zones { + skin-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM1_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + cam-flash-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM2_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wlan-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM3_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + pa-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM4_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + rear-tof-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM5_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + usb-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM4_USB_THER= M_100K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wls-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10_1= 00K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + }; + vph_pwr: vph-pwr-regulator { compatible =3D "regulator-fixed"; =20 @@ -1040,27 +1129,217 @@ led@3 { }; }; =20 +&pm8550_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550_ADC5_GEN3_DIE_TEMP(1)>; + io-channel-names =3D "thermal"; +}; + &pm8550b_eusb2_repeater { vdd18-supply =3D <&vreg_l15b_1p8>; vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550b_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_DIE_TEMP(7)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_c { status =3D "okay"; }; =20 +&pm8550vs_c_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(2)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_d { status =3D "okay"; }; =20 +&pm8550vs_d_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(3)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_e { status =3D "okay"; }; =20 +&pm8550vs_e_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(4)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_g { status =3D "okay"; }; =20 +&pm8550vs_g_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(6)>; + io-channel-names =3D "thermal"; +}; + +&pm8550ve_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VE_ADC5_GEN3_DIE_TEMP(PMK8550VE_SID)= >; + io-channel-names =3D "thermal"; +}; + +&pmk8550_vadc { + /* PM8550 Channel nodes */ + channel@100 { + reg =3D ; + label =3D "pm8550_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@101 { + reg =3D ; + label =3D "pm8550_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@103 { + reg =3D ; + label =3D "pm8550_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@18e { + reg =3D ; + label =3D "pm8550_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@144 { + reg =3D ; + label =3D "pm8550_msm_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@145 { + reg =3D ; + label =3D "pm8550_cam_flash_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@146 { + reg =3D ; + label =3D "pm8550_wlan_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@147 { + reg =3D ; + label =3D "pm8550_pa_therm_1"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@148 { + reg =3D ; + label =3D "pm8550_rear_tof_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + /* PM8550VS_C Channel nodes */ + channel@203 { + reg =3D ; + label =3D "pm8550vs_c_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_D Channel nodes */ + channel@303 { + reg =3D ; + label =3D "pm8550vs_d_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_E Channel nodes */ + channel@403 { + reg =3D ; + label =3D "pm8550vs_e_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VE Channel nodes */ + channel@503 { + reg =3D ; + label =3D "pm8550ve_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_G Channel nodes */ + channel@603 { + reg =3D ; + label =3D "pm8550vs_g_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550B Channel nodes */ + channel@700 { + reg =3D ; + label =3D "pm8550b_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@701 { + reg =3D ; + label =3D "pm8550b_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@703 { + reg =3D ; + label =3D "pm8550b_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@78e { + reg =3D ; + label =3D "pm8550b_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@78f { + reg =3D ; + label =3D "pm8550b_vbat_sns_qbg"; + qcom,pre-scaling =3D <1 6>; + }; + + channel@747 { + reg =3D ; + label =3D "pm8550b_usb_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@749 { + reg =3D ; + label =3D "pm8550b_wls_therm"; + qcom,ratiometric; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; +}; + &qup_i2c3_data_clk { /* Use internal I2C pull-up */ bias-pull-up =3D <2200>; --=20 2.34.1 From nobody Wed Jun 17 06:28:44 2026 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4EA543537F1 for ; Mon, 27 Apr 2026 16:15:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306520; cv=none; b=LeAj2JWgy7DZbH/AsljQCrrLJUbKfV8HCOvxZpAxpmyHcW8wMpAzr1gq5y1PqGSC6a3I8ilKlNkyUJMUvd0S9PQWWDGstYYjQEpXHADZS0njlo6woYa+kVbCG0sLdfRuL/zyqJ9Z3ab4jVH5MfX0QXFJXjikn0oEmo64pZl7P0Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777306520; c=relaxed/simple; bh=6SyKbrlGvVfgbPKM7M3c/h6sOZizD0PfCGoCaI5SGY8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VjAjim+Lm0t9HYdk0M95HJZYQ0SynQ4aIVufNuwAwfiF7huqx3KbM7WBhTwYGQgisgW2mQpuI8rrX6SWmtFsY/Paf+k5xBfDQx1tdTv/MCEozGAYU8GucZBfkRIGy+46JZGcTcEqdw1MZ3NBp0dl8QHo0+qRkuYgI98wP3DkzXo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=PZGchLea; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="PZGchLea" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-4852b81c73aso87279115e9.3 for ; Mon, 27 Apr 2026 09:15:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1777306516; x=1777911316; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Ak2WorJz7EgyBKTiaAWsjzmQxkyMJ/7FvBHb/RPIyE0=; b=PZGchLeaFFkr8psDl+gQAEEgpJOvc1BbIGkkXNdDTfUFzltnQdshswE6HMED6j4S9O j4B2GlIbqgXQUwaF5GeKxaB50Ifa+WRt9vTwL6IlnsxlOHCe+1g8YazA4/C6ZUwKwSo5 v8+xVQgv26knkMikK+3gSIHI/d7VxJ4eQyLB2XoAOYnIceGcL/SBWnghs3qo3E6WuipD F95jtBi02sCphMBHOI0LbdqevOlILEwd6u1lfuB47BUmVT6WIO/cCGEJKSt0MoqX+HYJ HzWInu8Wrup5LE8Kz/7P7OVxup5X/nrLO0qLY97Cn3xFtQDnUdITEJZWebvvUAu+2dkl fjtw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777306516; x=1777911316; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Ak2WorJz7EgyBKTiaAWsjzmQxkyMJ/7FvBHb/RPIyE0=; b=bdtuwPi+h83SC1X2dvL8X2y6SNl+eqCxwXnY8OI/uq38zmX+B9Jpxa8xLsF/7RWGx2 Y5ulAsMRXkFtrbJv0EKyrkQg9rHqBDpMQCKFGRrzON13TrNspJpGPgKcSFHf+YET5U2V 4vTljJxSVNqqNfmr5jome/NIKuD283JHgH3KM/AeSLdgbtRBM1507Inf9XE3L2kyoSwo J6TKdgM1FdCxFnOepVzDcj2c1cdzR06SJn0KXv2lQFbqPR8AXSbe5W2Oux1cToLLyE3w gX6U3nI5Jn+qsX4GqYmM+WmPt8pO0R3ir1W/sSO9qaqv3yMiIREldoMJ524WMW24ZjgX cneA== X-Forwarded-Encrypted: i=1; AFNElJ/BJgl24yAtvfbkZKp1Fzs9jTRvam9SHDBl5TNdTdVcUcyzNkuieupIVa4IX7b9y6F2fPon5QTHJDoqO3Y=@vger.kernel.org X-Gm-Message-State: AOJu0Yx9E8VNyeydpXBtc4nA8YCTSXVwPLIqfpymM2HVE2a/0qOz2Dld ENad33YytCLNFeyvXLjDuzLLORZQEGCKHL6oLD/cTZ4zyCN6hQMy0V6yJ0BxuBgDQmo= X-Gm-Gg: AeBDievSNS7iHVWzflxp4bXA1BfBI2vIyf1pFUYHgA7OOgM4a0cnpNHatFdYnFWfd9p gCSU1Vav4FFpMfTMYfSbH4xni+EzZjUynuMVNkZeyZMAmjfmRP20nJQSequEHRKMp62iKxHxE0J RqvU372SiSiXEaWnW3aVA8damaIuY8WWwj+PDSoBCBe7bA/o2qYzdgt/wvD8AWqATcAQtYlFyU5 jr5mHV28zmsTjQm59olXB6X0GNBcakInYRLZiWaR6OZnxq0fdue/jwRwtLlNwqqxWbw0Oo+E0oT 5r1OnKjX0tvlmNXAhHshomrePTa1cp63S12APSt0FZYC20C7RLaIXTpUlINsALDICbpH3lyNIAr rmUvi+J8r+kIJ/PPUYFg1NkZnqsiGTEEXtq6nYddzgnlC3tNv8nUHvegxFmxMOtApUmMyR+zJFC o9dB1v68a+oU4eO5Z0VXG+ubBztfIdLQ72Vj24WJuMKfIC9i/QNu6noS4= X-Received: by 2002:a05:600c:a416:b0:488:bfc3:efc with SMTP id 5b1f17b1804b1-48a76e018b8mr1145655e9.0.1777306516287; Mon, 27 Apr 2026 09:15:16 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:106d:1080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48a5aa3ae83sm831407275e9.12.2026.04.27.09.15.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 09:15:15 -0700 (PDT) From: Neil Armstrong Date: Mon, 27 Apr 2026 18:15:10 +0200 Subject: [PATCH RFC 6/6] arm64: dts: qcom: sm8650-hdk: add SPMI ADC channels and thermal nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260427-topic-sm8x50-adc5-gen3-v1-6-8a70f7b90a75@linaro.org> References: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> In-Reply-To: <20260427-topic-sm8x50-adc5-gen3-v1-0-8a70f7b90a75@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=7589; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=6SyKbrlGvVfgbPKM7M3c/h6sOZizD0PfCGoCaI5SGY8=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBp74uOO5J6GRaxLHA8GgCKiJu+QzmIhB7MhAs6hlpC CGJM8HGJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCae+LjgAKCRB33NvayMhJ0bQ+D/ 0TpNz4l9VlF/UiIG6LbUOg4fYFgSx94BCELcCL+B3y9vMHraZ+lDuJVky7ComCtpyZU6jrGq5KkPAD 3gSyzD3lz9O93dPB5T+7L7LT6Vu3Pa0Uc4a8Z0SmqLPd8mkCj4jezaZGswQUB9WZbXLiepW0+mWa+2 FFiK1VlpNPCMB2isoP/9I4DStSrD3gf+zN1oW1tBXEY4JGwVZDm1e+5k15t/aQQqWlCtuIScSLWHzR VzQWuO+V7wwwPtHtBn7ec1DfHuSd9MX8qy7JHJmeAk8Lr9DRC1aNbLfOILRODPl+nkbDQOGQBpv6+K Vl8d/aoszaMwmuQAkeJmxsTw4PrZg6PWjMhq3XtESj2bRdqmtUEceCUGe49ZCN4CW54owWXmQhuWgc 70WSXEOkdEbNTGb33dLhcbvhT9bLjfOid4VCqoq5oBxnYl68dCC2SIPIcDdSaIT6erpDiHzmvXKaby dh6UovsLFi5x+/wr8ux5vHYjlR2e+Sy5+i/79nRLHtwFOV5TWYMyuKWwgkkLYtCneAIWmH5g/PM8u6 IJEQx8fAslKzti5e/W7mbzcJLKUv5Q0JX88xoF9DymKlQnFy279mEZRutnbszaABkoRayFyvWH0p/2 GFuoJ2jobyDvlS6QL3y5myfBjYgizDb5pWaufTWKLD75n2RqlfDCSzZ9MMeA== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the SPMI ADC channels on the PMK8550 SPMI5 ADC3 for the other PMICS on the system. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8650-hdk.dts | 279 ++++++++++++++++++++++++++++= ++++ 1 file changed, 279 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts b/arch/arm64/boot/dts/= qcom/sm8650-hdk.dts index eabc828c05b4..cc2d341760a9 100644 --- a/arch/arm64/boot/dts/qcom/sm8650-hdk.dts +++ b/arch/arm64/boot/dts/qcom/sm8650-hdk.dts @@ -15,6 +15,9 @@ #include "pm8550ve.dtsi" #include "pm8550vs.dtsi" #include "pmk8550.dtsi" +#include "qcom,pm8550-adc5-gen3.h" +#include "qcom,pm8550b-adc5-gen3.h" +#include "qcom,pm8550vx-adc5-gen3.h" =20 / { model =3D "Qualcomm Technologies, Inc. SM8650 HDK"; @@ -220,6 +223,92 @@ platform { }; }; =20 + thermal-zones { + skin-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM1_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + cam-flash-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM2_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wlan-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM3_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + pa-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM4_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + rear-tof-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550_ADC5_GEN3_AMUX_THM5_100K_PU(1= )>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + usb-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM4_USB_THER= M_100K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + + wls-thermal { + thermal-sensors =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_AMUX_THM6_GPIO10_1= 00K_PU(7)>; + + trips { + active-config0 { + temperature =3D <125000>; + hysteresis =3D <1000>; + type =3D "passive"; + }; + }; + }; + }; + vph_pwr: regulator-vph-pwr { compatible =3D "regulator-fixed"; =20 @@ -1041,27 +1130,217 @@ led@3 { }; }; =20 +&pm8550_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550_ADC5_GEN3_DIE_TEMP(1)>; + io-channel-names =3D "thermal"; +}; + &pm8550b_eusb2_repeater { vdd18-supply =3D <&vreg_l15b_1p8>; vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&pm8550b_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550B_ADC5_GEN3_DIE_TEMP(7)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_c { status =3D "okay"; }; =20 +&pm8550vs_c_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(2)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_d { status =3D "okay"; }; =20 +&pm8550vs_d_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(3)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_e { status =3D "okay"; }; =20 +&pm8550vs_e_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(4)>; + io-channel-names =3D "thermal"; +}; + &pm8550vs_g { status =3D "okay"; }; =20 +&pm8550vs_g_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VS_ADC5_GEN3_DIE_TEMP(6)>; + io-channel-names =3D "thermal"; +}; + +&pm8550ve_temp_alarm { + io-channels =3D <&pmk8550_vadc PM8550VE_ADC5_GEN3_DIE_TEMP(PMK8550VE_SID)= >; + io-channel-names =3D "thermal"; +}; + +&pmk8550_vadc { + /* PM8550 Channel nodes */ + channel@100 { + reg =3D ; + label =3D "pm8550_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@101 { + reg =3D ; + label =3D "pm8550_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@103 { + reg =3D ; + label =3D "pm8550_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@18e { + reg =3D ; + label =3D "pm8550_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@144 { + reg =3D ; + label =3D "pm8550_msm_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@145 { + reg =3D ; + label =3D "pm8550_cam_flash_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@146 { + reg =3D ; + label =3D "pm8550_wlan_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@147 { + reg =3D ; + label =3D "pm8550_pa_therm_1"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@148 { + reg =3D ; + label =3D "pm8550_rear_tof_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + /* PM8550VS_C Channel nodes */ + channel@203 { + reg =3D ; + label =3D "pm8550vs_c_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_D Channel nodes */ + channel@303 { + reg =3D ; + label =3D "pm8550vs_d_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_E Channel nodes */ + channel@403 { + reg =3D ; + label =3D "pm8550vs_e_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VE Channel nodes */ + channel@503 { + reg =3D ; + label =3D "pm8550ve_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550VS_G Channel nodes */ + channel@603 { + reg =3D ; + label =3D "pm8550vs_g_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + /* PM8550B Channel nodes */ + channel@700 { + reg =3D ; + label =3D "pm8550b_offset_ref"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@701 { + reg =3D ; + label =3D "pm8550b_vref_1p25"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@703 { + reg =3D ; + label =3D "pm8550b_die_temp"; + qcom,pre-scaling =3D <1 1>; + }; + + channel@78e { + reg =3D ; + label =3D "pm8550b_vph_pwr"; + qcom,pre-scaling =3D <1 3>; + }; + + channel@78f { + reg =3D ; + label =3D "pm8550b_vbat_sns_qbg"; + qcom,pre-scaling =3D <1 6>; + }; + + channel@747 { + reg =3D ; + label =3D "pm8550b_usb_therm"; + qcom,ratiometric; + qcom,hw-settle-time =3D <200>; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; + + channel@749 { + reg =3D ; + label =3D "pm8550b_wls_therm"; + qcom,ratiometric; + qcom,pre-scaling =3D <1 1>; + qcom,adc-tm; + }; +}; + &pon_pwrkey { status =3D "okay"; }; --=20 2.34.1