From nobody Wed Jun 17 06:18:59 2026 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 91EAE3B7B6B for ; Mon, 27 Apr 2026 11:25:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777289131; cv=none; b=cPbm3S+eUQcF7lpLwPYMsusSgO27rovwxK+Gymfjc/et2JlHhqFSHfe+k45n+eH9YBLQRD2b8628dJu+W8dZve+1nl/ytdRtgpaijkNBBtlzb5BtWaUP/ujGP9/bBRk+Ri+dMaktYw5MlJ0MgFZCnRxgFNNbSyBB63FpRC3XXvE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777289131; c=relaxed/simple; bh=36ylXDXSIJmKrupKE39SKH2uABtoGcwA1RY3pukZQYQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=bUHSlx4mfONPRnJQQ0tjOFcJbh77vDhAEnmM0gD/OZ5OqaHLRK/42tmlRmULGNtcyQ+/UxQuJBXUL8FG/pWtYN+r7CwAZVNCvLowkVk3fGEgpIyWvr1KHLk6nNW628lqe8tIe9UMEkI4il6LW+Ayf6V3xsWayU1Gnk8+EAQ2gOA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com; spf=pass smtp.mailfrom=imd-tec.com; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b=BvLZvC18; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=imd-tec.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=imd-tec.com header.i=@imd-tec.com header.b="BvLZvC18" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-4411e1eba51so6812435f8f.3 for ; Mon, 27 Apr 2026 04:25:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=imd-tec.com; s=google; t=1777289128; x=1777893928; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=NQu+gLeRF62Qtcp0mVuCqBaFzWftxOyfVqPR71FypOY=; b=BvLZvC18CYxRMec2L3AL8UwJUApTHn1BT74V0uB8GpPZTCTtNVm5dmMUPWj5bqDKc7 lk7aWzINXP7qqQfaPo4umaToT/1WMr1ZOlTRTnqO9FLm4ICyPtgXOrzJKk3ycih+crqg 1e9acxYVhtq/6DY1LG0I8HH5V6caNjcmetlbwUb+YC55qQ3Qd+YAORxpK5DLCOUOAFvE 3LrIrpMonEvinbwV+sjwtEn2xO53aaUpeRoBFZ+okFs+jjVxFBU7I0b/spyNqnhQy1lK O89zuEeh4D25GtVE63uIM6KXEa+fL+McoEsr8glHiYjxMLu/Ach+P+Sl0Aju0EyAamr7 1THw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777289128; x=1777893928; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=NQu+gLeRF62Qtcp0mVuCqBaFzWftxOyfVqPR71FypOY=; b=ZVTY8g+Czvd2rfBI8N/lVB6XwQroRBNmb1xW136YDBevONQQ0FlQTPx4RKZDGNohkj ICPswmvnPtbQpJ8099JGeVll52HmIXOISIiDyMg0ldrTgkQLFU0RtBohMzOqsKbUrF/P Ii/dYZBmI+BXRYmUm5z/7FoVnMt08QqK7E+xN/i2nhAeD52gmL+egEZrAWr8mwGrDdXn hzQ2ftIaTEiE0E3/8NIWulUF5KDpY0Vw1gqt+E985uW9SJ+Eh4ICaOVS96onul7Sjcr8 92S5MgEzioOF3QdxDuvzhdnUXK6JRUBBN9tjrZCrNd1Or3xtix+l72pB5M3VYLwbqEKL FdDA== X-Forwarded-Encrypted: i=1; AFNElJ97oMWjc5eIr8Vrk2u8auuGA7GV3QvNvX5d1OCdpsUUNFkHyvx7h435EDspWUBgKIfKTvNpFbRGwccfesg=@vger.kernel.org X-Gm-Message-State: AOJu0YzvlzW4V0L5jj2/nZyxT/Djyr+UjaGLH5EGZds0eiZQVGLZlmx/ 3Ttf6ssG66WdlYaW2SDNg5sQXbdXGAr83nR4hw53DbeRZJzzPbEN+Iv45ekB6Y9w95D3gdKBD9V 1BZMuCGc= X-Gm-Gg: AeBDietULZH9g+xnih+Zs8PsT7XDCUg8hk6KCyIAvVzhmsTsRqtnKfNmdt2WJfVcN/E OgOX9IrbGZcz0uho9fSygWKOgcQy0oOUlg2mSR4KXPdzkX0uupBaAB2vA8BL0jATTxEYYwkpQ+z vfJbC41fQxO3Taau5MjLJ46YkNeY4ePVBhD54ags2oF1TkW1mYEyDjJGBEFiA4XDm33WchY2c50 AhHQpGa/e0SlKiuHdNBXwlIK5cjIGjVqhM1MZ8i77fmZLP2PTJc0evmr+7ZOl8ZgUvFpR45xNJ3 q/YAWZeHQALTkUXiO+XZhOf7ylmZi/6W6i7k0NM1s4rVd0/NXxFdAL3oj3GM/W4FD9lC46d4hXd 2fQW/pmhQ9tw1tSIa4xdDJT35NHH6+cj0n3rssOIjODGX2QM7ViggLxJB9fYIRGll3UXHe6N7Uc qkHK2DwN9F+GdZjgt3qBWCRImefIF+FkiMcR39jkyWdbBVaSRiMO943DdehBgPJufxqaJB/Gq5O w2uMX/3Sh9s4hfWg0rHmbSB4z6+5iOkoc4e39yL X-Received: by 2002:a05:6000:2212:b0:43d:68dc:9ca6 with SMTP id ffacd0b85a97d-43fe3dc7b4bmr63708040f8f.18.1777289127740; Mon, 27 Apr 2026 04:25:27 -0700 (PDT) Received: from [127.0.1.1] ([82.71.135.85]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43fe4e3a7b4sm74459748f8f.22.2026.04.27.04.25.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Apr 2026 04:25:27 -0700 (PDT) From: William Bright Date: Mon, 27 Apr 2026 12:24:51 +0100 Subject: [PATCH v2] arm64: dts: qcom: sm8550: add SDHC4 controller node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260427-sm8550-sdhc4-support-v2-1-a4241f43ecd5@imd-tec.com> X-B4-Tracking: v=1; b=H4sIAIJH72kC/4WNQQ6DIBBFr2JYdxpAMNpV79G4UBgqTRTCoGljv HvVHqDLl7z//soIk0dit2JlCRdPPkw7yEvBzNBNTwRvd2aSy4orWQKNtdYcyA5GAc0xhpSh1HX vZKUMV8j2aUzo/PvMPtof09y/0OSjdRiDpxzS5/xdxOH9uVgECGhKZ2vhsNO2ufvRQkZzNWFk7 bZtX6f4i1rMAAAA X-Change-ID: 20260423-sm8550-sdhc4-support-358bf264c04e To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Ram Boukobza , Tendai Makumire , William Bright X-Mailer: b4 0.15.2 Add the SDC4 SDHCI controller node for the SM8550 SoC. SMMU stream ID 0x80 was sourced from the UEFI bootloader IORT tables, as SDCC stream IDs are not documented in the register reference manual. Unlike SDC2, the data path is routed via aggre1_noc, matching MASTER_SDCC_4 in drivers/interconnect/qcom/sm8550.c. The SDHCI capabilities register on this SoC advertises SDR104 and SDR50 but these UHS-I modes are broken on SDHC4. Mask them via sdhci-caps-mask, this keeps the bus in HS mode, which initialises reliably. Tested on the IMDT QCS8550 SBC. This board is not currently supported in-tree. Co-developed-by: Tendai Makumire Signed-off-by: Tendai Makumire Signed-off-by: William Bright --- Changes in v2: - Drop qcom,dll-config and qcom,ddr-config; these properties are not valid for this SDC instance (Konrad Dybcio) - Reduce the OPP table to a single 75 MHz / low_svs entry matching the SDCC4 operating point on this SoC (Konrad Dybcio) - Forbid SDR104/SDR50 via sdhci-caps-mask, matching the previously existing sdhc_2 workaround in the same file. The SDHCI capabilities register on this SoC advertises SDR50/SDR104 modes that are broken on sdhc_4; without masking them the MMC core selects SDR50 and fails DLL tuning with -ETIMEDOUT during SDIO card initialisation. - Rework the commit message to reflect the above understanding and drop the "root cause not yet determined" note - Drop self Tested-by tag (Konrad Dybcio) - Link to v1: https://patch.msgid.link/20260423-sm8550-sdhc4-support-v1-1-9= 3fd81fea5d9@imd-tec.com To: Bjorn Andersson To: Konrad Dybcio To: Rob Herring To: Krzysztof Kozlowski To: Conor Dooley Cc: linux-arm-msm@vger.kernel.org Cc: devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org --- arch/arm64/boot/dts/qcom/sm8550.dtsi | 40 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qco= m/sm8550.dtsi index 912525e9bca6..07161a873b2d 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -3280,6 +3280,46 @@ opp-202000000 { }; }; =20 + sdhc_4: mmc@8844000 { + compatible =3D "qcom,sm8550-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0 0x08844000 0 0x1000>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC4_AHB_CLK>, + <&gcc GCC_SDCC4_APPS_CLK>, + <&bi_tcxo_div2>; + clock-names =3D "iface", "core", "xo"; + iommus =3D <&apps_smmu 0x80 0>; + power-domains =3D <&rpmhpd RPMHPD_CX>; + operating-points-v2 =3D <&sdhc4_opp_table>; + + interconnects =3D <&aggre1_noc MASTER_SDCC_4 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_SDCC_4 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "sdhc-ddr", "cpu-sdhc"; + bus-width =3D <4>; + max-sd-hs-hz =3D <37500000>; + dma-coherent; + + /* Forbid SDR104/SDR50 broken hw! */ + sdhci-caps-mask =3D <0x3 0>; + + status =3D "disabled"; + + sdhc4_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-75000000 { + opp-hz =3D /bits/ 64 <75000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + }; + }; + iris: video-codec@aa00000 { compatible =3D "qcom,sm8550-iris"; =20 --- base-commit: 4f5b4b748ac75683d61c304ee3ee0db235e8f312 change-id: 20260423-sm8550-sdhc4-support-358bf264c04e Best regards, -- =20 William Bright