From nobody Fri Jun 19 09:06:06 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 16CB7313E3F for ; Sat, 25 Apr 2026 07:00:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100426; cv=none; b=cFWsaRplYTz8HZVLXDObIS51/gjvVr40uji8k7bZvZ08jXwcv/mVuc3ouW8YIrsWSjusnYwYQDMYaM/TdPgHk8OJiFv4jiVFodM0UT2Z+wbD9luLSrP74AIzYck/Y8tN7mGph19+bI8jBC4uROCA4o592GVs6G3dxyNYP1NxtAw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100426; c=relaxed/simple; bh=AQP/aUckNtEJUsL3LVXWtvqu0dRS3TEew8mNOzKausc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=mPQEOLOvtg9iwSIs7a5bjnP/QzSbsGm7Q97VOuruwfihaVt/pV5El1Gdd1++uRHpD8KNnO4JpBBNThfriLhwppM0rIYVwtGoitI/He4/oMxrOsTMxxcZysGf6zDUL7EUS5XH4KnYNwlPK1gHJpkEq/UKMn5VKwFEljldsn9UOOg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=LLjkM/F2; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=E5mCCaDm; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="LLjkM/F2"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="E5mCCaDm" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63P3LDE0944835 for ; Sat, 25 Apr 2026 07:00:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=JhKOLrjQ8gm GEteABIqkTKLHL0ktRUOXijde29GYx6Y=; b=LLjkM/F2hFcasGrL0wfungt5SBC hZuYIIt3EG+9NXMNtBkY1ua5RY/G6XJ+1ZuKao3TDlE49pPUXOLnpcPIDdoYV83t sGZGVUtS5nIoanGxNl8fIkXJ8HiLwQYH9k9xK8IX9+cMNIZ9En9xAcPheEE464dS 3aKtcdGLwUSxUcK2DNr1hyon7dMOFT6zj98szOEVK3EuguUc8WBEwB3XkPW4XljR bCxyJh1pJt1W3hyxL5dUhJ8yZe1a8yATx2r5/2xGiYjDa8zRXUldP2txxnOnLz53 W9iee83a9wP85MrzVOanlLb7qfaS2q9XDUVYdampc0Sgj6CQV91fw1zvXUw== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4drnmr0by2-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 25 Apr 2026 07:00:14 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2bdf6fe90a9so12794241eec.1 for ; Sat, 25 Apr 2026 00:00:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777100414; x=1777705214; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JhKOLrjQ8gmGEteABIqkTKLHL0ktRUOXijde29GYx6Y=; b=E5mCCaDmw3OUVRDES2NM4aek7Nu0ZBdhI3UCb9PLv4WrrqODOB7AI+K/kYXj3dO4Oj Y/e8Pz6yOcN8oetdBglTF99Ghu/CzwJIwkWa/394jEfTHwkRI2Na9h7p/xggP2R5BMP3 QGpV5qdLa7pyDrDcxpc3JKxgKFjeR5C1TpqhQ+QJIXv//23AR6a0i91J9TH3IYh8K4LA jfwcn3otGKC7I8LGdcjcjy+seH7uknob1kzWi2s//EzNkz6Kt1/h4RIHZDnXBq9ZJEFf KM5YEnYc9g5LmxBOujjpkDRxLzJywDKBdUNYsrL6RiwQAKBBfCzSBbGX18/YDl0VqktO 8kvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777100414; x=1777705214; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=JhKOLrjQ8gmGEteABIqkTKLHL0ktRUOXijde29GYx6Y=; b=tNmihBccBGr6yF43PF4ahswIz6X2osHx1JeAKena+yvoitqCFILtim8Kjb+e0AaKmk bYizufnFqnNMwcCUmQ9pg9k4W4G9+0j10X/iJV5PRkWFz/gdU18v0QJMGd2gMMp+wLSk bir0m4LLxHk4TFpLeU/tq8gXNEJUTfze+r5yPKN46oV6hxUVw2AlVfpy5CzU+gN7m6zI IipiZnxz3UGLUSZT9UcHT08oRDg6KFweCWv1qDufY2UuD0jJ5cSPDNpMv7vpP0P4abV6 Dz5dFwsFE+0hJHesLEwfF/LfwAtq4rYhwjqcxdUYLOshrfYPzNR2sZl0NDt2ZWmMSWQf PpkA== X-Forwarded-Encrypted: i=1; AFNElJ8ZpHVb8hNhDTwnoDQHpgFlbwUoBzrm82eLhSXbbAgnP8Kj9yHuY08R/+1ZlPVcy4CAK12W2m2v3jFH724=@vger.kernel.org X-Gm-Message-State: AOJu0YwU8tfSp2XzrWMNwUUSs2lnElbZh2Odohgbx6qkEAJICAxjK43G 3OVdFgINQcETjn0iioSX0sobVIMVWUZoVtbo2w+49EjCC8cVwVQmd6bOjuDw/LjW1zOMWlbDKNs yRm87Mbkx/kDQUY8JAsRWVA9qzIg45twREwFSkieaC0JonAIXb3hu94oBhsvklgKbC4A= X-Gm-Gg: AeBDieuJQoOQz9fwQuaojBRxqkOQ+vTwMUwW/hnxIZt/08+ZnmhCsDKvrgfoX/cjirq F6VW6D8vldW2foqpkdXD4TuHJOtLGx5+Y8YSVYRW4YEfIEPSSHw1rwla6/CXwsG8mSCuTR8lb0z Q+m3/+f3oQG0kApOhcCshSRbyggz5GlwDfUS2YL8AfZvnRVg3rYtyr75M6W5FAMSCqdGQ/EZE8W ZRh7Ud7YbJeZwPxDlRhwqex9b9kMW0ufqQOxH/F5Lzr46n1Jc0YUX5n47ekTTEkGCKT1JKc8CIb C4oYjUNRVSiEOgZyQbM8usuVal4owkwZh2wOhXOkIFN4H1PSkNbLuciZnEIra69/LxAsiB9wBM6 WWmjCJ2nN/Hi33umA4WRXlInO6fL99UlRC3SxLrHMZbM6+hpLCWDQHYgNHECmhJWnx6NhedXcFn Ay44n462pqTw== X-Received: by 2002:a05:7022:eac8:b0:119:e56b:98a4 with SMTP id a92af1059eb24-12c73f75981mr19523879c88.11.1777100413586; Sat, 25 Apr 2026 00:00:13 -0700 (PDT) X-Received: by 2002:a05:7022:eac8:b0:119:e56b:98a4 with SMTP id a92af1059eb24-12c73f75981mr19523855c88.11.1777100412984; Sat, 25 Apr 2026 00:00:12 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12dc2dfad8csm9430630c88.3.2026.04.25.00.00.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Apr 2026 00:00:12 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/4] dt-bindings: phy: qcom,sc8280xp-qmp-usb43dp-phy: Add Hawi QMP PHY Date: Fri, 24 Apr 2026 23:59:59 -0700 Message-Id: <20260425070002.348733-2-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> References: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=aqCCzyZV c=1 sm=1 tr=0 ts=69ec667e cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=8IMiPDtIn6OAJiDpRukA:9 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-GUID: AJzbS7k4A6O0VsX1Rjp0qeinHoyl0xiI X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI1MDA2NSBTYWx0ZWRfXwj7Vtag7xuBt kaaNymfmoRnaAkCc/rDQ16NF5To2VsKCJz4YAys3FI9bffYZdBNnJVplJ9Qg71hNgFmzADBBrNI soFe8e/gT9dElRUlqpHjm/Z4Rd4xVA9DBI5/rALlS0WhwxhZgoqanUGo2zh9NkW75xa3+tBYUmF EF9aEXKcCyP6ZVqylbIQj0bgWOSx9pxSlKn+iEU6WpzXN0dO0cTAG+yVgplFP1QA8CP3p6cKvV8 yjp6FETmPwOuAp4qFUPJFchtgkICr1OScwJc+PQ16Uh32ljUxGWy1hePsQCDQAslRcJH4gxLffv vuybaqZ2No4kmHWZVoUmSSk7RdEiAszLvd/XyJuRQnEhmigZouSe3B0t0TqtDns61Hb+dGIIwRa Ovj9OVjsE+ffDThddWVZ34QMcE6qBfE2algR93geTQMGafwT0u8HHBLB0p6j8nHuswiIUDOW0FQ ZEai/zWW4qflm9wbE7g== X-Proofpoint-ORIG-GUID: AJzbS7k4A6O0VsX1Rjp0qeinHoyl0xiI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-25_02,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 phishscore=0 spamscore=0 adultscore=0 suspectscore=0 malwarescore=0 bulkscore=0 clxscore=1011 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604250065 Content-Type: text/plain; charset="utf-8" Document the Hawi compatible string for the QMP combo PHY. Signed-off-by: Ronak Raheja --- .../devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43d= p-phy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43d= p-phy.yaml index 3d537b7f9985..7a7059c659be 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.y= aml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-usb43dp-phy.y= aml @@ -22,6 +22,7 @@ properties: - const: qcom,sm8750-qmp-usb3-dp-phy - enum: - qcom,glymur-qmp-usb3-dp-phy + - qcom,hawi-qmp-usb3-dp-phy - qcom,sar2130p-qmp-usb3-dp-phy - qcom,sc7180-qmp-usb3-dp-phy - qcom,sc7280-qmp-usb3-dp-phy @@ -205,6 +206,7 @@ allOf: contains: enum: - qcom,glymur-qmp-usb3-dp-phy + - qcom,hawi-qmp-usb3-dp-phy - qcom,sar2130p-qmp-usb3-dp-phy - qcom,sc8280xp-qmp-usb43dp-phy - qcom,sm6350-qmp-usb3-dp-phy --=20 2.34.1 From nobody Fri Jun 19 09:06:06 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B18CF314B9A for ; Sat, 25 Apr 2026 07:00:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100422; cv=none; b=cASPzUAqSm3CWe7ysMCJFAAxCNQUNAr+SVIBhoBaEiskVDHLYybmigmEzI66fOcIrr2hs46diWVRArgg+HqmggBGZNkv9FgJ5KmFHouMuR2Y34ZFOD5ITz/jqAyziCAfoTYJ5WUCZNu7P8MnKZpbar/EgLUJaubcAJDXHHoC/z0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100422; c=relaxed/simple; bh=NXr+O0DCE8P7lmctaJk+badu117Po+GBS1RB9vjhu/4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=CCNAmuNHBMW8KmElntfkCgS2Cu3AbfcbHYoQbDuSFF7FiAcUlZ+gImgnackeBnL2bP6jS6NWW5fTkUPba18K8HCbMfda8+j8HJaKSvaWnPDEgH9JZPi9qPe92vEXhi8xntJ9OZ3Z8oZn1Oes0X86IOCR/OOEl49O2Swd0qHueT4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=omOVidos; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ExLTHlnY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="omOVidos"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ExLTHlnY" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63P3jZmO1015872 for ; Sat, 25 Apr 2026 07:00:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=/Ff6lkNUcmH Y8eKeVweo0bOa1Idufu7/zbttF+e+/7I=; b=omOVidos9YQYr6k628pThYfsR1+ u4r7D5VZkK6tFJMyWmYWI5HYGnRE9mduRkWL7/09C67SN+T7mx44mF9H33+kWd2j LgC3caKCPrP4i1WwZdbnUEPIh5KjjEsfmV1GqybHoMy3LvU+i4OOSYc/ESQIZ/Du kolH90zZHjPNDE9rxn4garTGRz+6pf8zyw0zd/RWIe/HPKu26jQeqDutEPQK5BAz 39m3DxhK6gGO6lL33sHVjgJUGDxxIDd5ol7IqbfPnapkYSW0vHggqLzwX4okvzzL ixOOs/vzKuuxhqmSOjIhlmFeCqGjG9F+FBNGNEBixoXH6onz/8HiArqs3Fg== Received: from mail-dl1-f72.google.com (mail-dl1-f72.google.com [74.125.82.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4drp07gaq5-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 25 Apr 2026 07:00:15 +0000 (GMT) Received: by mail-dl1-f72.google.com with SMTP id a92af1059eb24-12c8d7d4a79so6737306c88.1 for ; Sat, 25 Apr 2026 00:00:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777100414; x=1777705214; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/Ff6lkNUcmHY8eKeVweo0bOa1Idufu7/zbttF+e+/7I=; b=ExLTHlnYqULJEyripxzcP+nF7Ons2ZQPPiSXYES5xLAU3IzjY2tsfa/rKbSYtrTCkw UKi5mGew3cfHSvWX+CFhjRIoNxUkMN0A1XJhN5LH5Jfei2Bf9mVelNkeH03R2ZENgHIv VH4CRShkcbdmvqcabge+hVJvOR9L1xk5VO2Djp+0hudOZ5nN29nHMNp5ijZQrKTeVi8R G46NhwJfcnGIzKezJ1Eyufv5MuTLj9Wq4eqRystEsBiKxE0LrVrWhTFvO+ThvHncYdkO tdch0KIVKCL63KRteceABLzsjyeDzt/4guCkfIYeAdRuINUIQMstxFztlLi+bHL1Yu0v FpXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777100414; x=1777705214; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=/Ff6lkNUcmHY8eKeVweo0bOa1Idufu7/zbttF+e+/7I=; b=mYPqLrPzPRVZmv5afa7wS+VIj2v3jmzovSSVO3C3O/zJ3mxCWxI6ph9vjvovP64ud5 ruaomFriQzEZxXGotxfCuZXhokpzBF9whNRHEo9g4Q+MDyAewlP2KUQm7Pby1w8u+WvE oRjthMfUkFhaOnQoEe4nEgAXtRhF4lB0efYGL5GWQhPQ9j27/OqeFLqnmUT/pya4SOVX Nuy2HNb4b9h8qfvD0Iib44bPIV6kjCZ6THry7STkKh70afAlCaiJzSj/M30QVd06w7Zf jtcKsMfOsrbCyaSXcQUPTR1dxPrQ8sgIJI6xnBBD/IQVp6gOBTdrJP5QX8XoNSa1bhDY Cajw== X-Forwarded-Encrypted: i=1; AFNElJ8Cuj/pWhTrzAPdDsDJl82ZH0lQJchdO2S4o4xnUKAobCJcLFsIlj57Cv1I4eioZ4+B1o2fKDgvWzsoZUA=@vger.kernel.org X-Gm-Message-State: AOJu0Yx2tkum1sXeWwQb8LFq0fCRMewrgKQQkl0dR74GHGPgSRhULcm5 0vp1GBLdLEsVatmIf6DbNLO/qcI8rmrZESR+zqbOUDarbpb6ctyX2gX1Tb6zmOwvo1jPquCGY3+ SViMIo2qqTzLaN4+bgwvLofk6og6gPkFuSR9UpyPycVGzny4AV9FD8Kfq1uwpPdTL9aY= X-Gm-Gg: AeBDieut4EcRRyJ+VskiC60Gd2+5Z0+bz2maoiOM6ypADsWoPAF2XaKNN1+fhCKgNti DMGdggdsnS/O9f8QZVNvMlixk2MeIGwX2CS7LlwKuf8xNkeHksx3uGDsexPlm2QSeZnzgbYr4xN 4kM4AC+xd1ys0C810L/czX9l2o26Yd8KLYyMQrklDGVxG0wjentcAVGCAtubFo+/GRTBfCIXb93 ODknn9ZYKITJ/WRzC3pnL507JsKRQP/OPO6ZG+ICFSj0cfRfLrc7/x/xBTEqOmWZZsCfWchLE84 qBQaFLQBmWhdRAZSWssa40BymjKrW4Bwe28SXs7SoGtsUlpMKvwAogpRErXIdDn2FaHLzuL6ANx fd9e5s5yXCRxIC6HFkYsl/pwJbi8vnyegofCbootRwzyJxhRWhJS0XiTuRcSuDzopjvFODbToNn uPRai1air96Q== X-Received: by 2002:a05:7022:90a:b0:128:d715:b717 with SMTP id a92af1059eb24-12c73f82878mr17045189c88.13.1777100414443; Sat, 25 Apr 2026 00:00:14 -0700 (PDT) X-Received: by 2002:a05:7022:90a:b0:128:d715:b717 with SMTP id a92af1059eb24-12c73f82878mr17045173c88.13.1777100413911; Sat, 25 Apr 2026 00:00:13 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12dc2dfad8csm9430630c88.3.2026.04.25.00.00.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Apr 2026 00:00:13 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/4] dt-bindings: phy: qcom,m31-eusb2-phy: Document M31 eUSB2 PHY for Hawi Date: Sat, 25 Apr 2026 00:00:00 -0700 Message-Id: <20260425070002.348733-3-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> References: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=K8QS2SWI c=1 sm=1 tr=0 ts=69ec667f cx=c_pps a=bS7HVuBVfinNPG3f6cIo3Q==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=EUspDBNiAAAA:8 a=mzSaEd5VEpIjRnDHYqYA:9 a=vBUdepa8ALXHeOFLBtFW:22 X-Proofpoint-ORIG-GUID: -VGtrHFS27emE0HgdFrnB_Ce4S0vnWRE X-Proofpoint-GUID: -VGtrHFS27emE0HgdFrnB_Ce4S0vnWRE X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI1MDA2NSBTYWx0ZWRfXyPQcvxuulKkg aB+XB0bbLccpMoHnW+A7cYzM66XqYdN5jAsZrWSIJ+KzfDoR+20UPIg24kBNF5+lApgo7Lcq+Wq QYSMQskMB6PBz2eS496nfiVb2eTqW7Z1CJVgvWRd5irp34E7hYGt0MI9l3roeMSLMNzApEutzLZ nCB7wfJ5XH/a9eyzEwUZuZfD8PzenVDZRNFeFDdhf+g2sSc8COVnfJZVjV5elgUp3Sd3uJ398Uw 3k6hUoAllQiQkpNWHqMzoxOOllY4K234UYyvorRW/0ex7y5K65ncCge6LGISPm2WMhZD3tw0wv7 v8KWqSM3tvz7Zc3hvnvGvRud4/qeJCHky8I+hnyh39R/Go/YzCfPf56tKJj9Stg2kQ4eDt93s/h 8oSQn0XrjR31Llj3mk7n0Dvfk0mlmE2CcS7t1U9kvAWuaYwvTTSVN5Tz7z1++NrsnBNiasq2ysC 0oKT342GBVJn3JQdXaA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-25_02,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1011 impostorscore=0 spamscore=0 malwarescore=0 phishscore=0 priorityscore=1501 adultscore=0 lowpriorityscore=0 bulkscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604250065 Content-Type: text/plain; charset="utf-8" Document the M31 eUSB2 PHY for Hawi which handles the USB2 path. Use fallback to indicate the compatibility of the M31 eUSB2 PHY on the Hawi with that on the SM8750. Signed-off-by: Ronak Raheja Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml = b/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml index cd6b84213a7c..c0e7e2963ce6 100644 --- a/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,m31-eusb2-phy.yaml @@ -19,6 +19,7 @@ properties: - items: - enum: - qcom,glymur-m31-eusb2-phy + - qcom,hawi-m31-eusb2-phy - qcom,kaanapali-m31-eusb2-phy - const: qcom,sm8750-m31-eusb2-phy - const: qcom,sm8750-m31-eusb2-phy --=20 2.34.1 From nobody Fri Jun 19 09:06:06 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8BB503164A1 for ; Sat, 25 Apr 2026 07:00:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100424; cv=none; b=dGyqfzn2dSCMHkm2U8t6gSEbD3xyAvnAt14fWXYeyKI9lfF6QiscppdCqT/CYAeM3ytM7By9iTLV3EeSb8Cjt8mFQ2BdmbIqnqzaBdmnwBiVvR+LAZcRi5c8h33fxMafazb4+siRi2fTwppUjRawn6ppemj0KEot/LR2QkCjpn0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100424; c=relaxed/simple; bh=VhEbUk1qn4YDvonKrVyzLLile8oLTXo5Zt+QFXASqso=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=SUizyfGCsfu9MjJoS0OqxS9iQb8SSJ0jDMDk5IGRMwYwRQB1OoTQBVkhf/eB/8mqoQhD9iNrI3Eo4uS4wtHIJi5F0oWJUa0odlPyw7UeW4zkmcxZURNcRHsD4jr8rqg4ohItnMHqFRLN9JhqIwg37tn3nZx7vm7euD63AuIXtOs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=K6/Tg3KP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Yh5xsecB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="K6/Tg3KP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Yh5xsecB" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63P3SF1r2954893 for ; Sat, 25 Apr 2026 07:00:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=uwC5mL1xfh1 AHGE2caBgkXGnAkeW6s6MztU7SU+1oKE=; b=K6/Tg3KPq68RgCj77DQeBvg8LTk msfFsI/az+anqAs3FcDle+P9aOX12+UqxonBvoCdZugzhGPxHwNUDr2N1A83+WXB INAW7jkJI7zsUzCfArQKZLTkpF4GRSrX2EQA/N3zWL5DU1x0QO1g/d9UcyF63jZx MmZtvPE0q3Xa79Oc8s0f5UOAewaZ8TEcsGiyhl4FJp4ioVyjFi+rKfoujkQDATRk Asu62rHjwcz6QJILTZBmjneaoJe12azmSxj0icc484Qn09xrbdU1HdYWFOfQ995u quzNWi28WH2+NqTBVaZejixG7WUf0YB58z3RtKVVSKz5T58YAjlgBrCGbpQ== Received: from mail-dl1-f69.google.com (mail-dl1-f69.google.com [74.125.82.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4drnqrgbgq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 25 Apr 2026 07:00:18 +0000 (GMT) Received: by mail-dl1-f69.google.com with SMTP id a92af1059eb24-126e8ee6227so8515437c88.0 for ; Sat, 25 Apr 2026 00:00:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777100417; x=1777705217; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uwC5mL1xfh1AHGE2caBgkXGnAkeW6s6MztU7SU+1oKE=; b=Yh5xsecBHlH8aHjSd6nS1lnFP44usL/5mjHDApJi4nEI//j7NZvAISUY+sSOzMeUlY SxErOjx1U0k6ne+5uHKTd3d8RRAFGx5WopUF6EtpSURC+3uONs91aY87RD5bKxj7wnw3 zV7C7DeScsH1rpGNfyT3icmHFwtRlbbDl0Ps6vYoIV7QGrlc/JT8dLjgyAwso4DLquZp 981RxHBDCYREA1p6PRhDA6jiNNjMMmyFftIT8EG5X+HT3M1Igk6XxvwUwMv2HgGOkSYm t5ooVugzVHSRKhhr5LKLsSlfosgnsywoSW6DGxGOh6DCYs+jUMxJkM3Y6Ba+P+fyQsw0 Tv+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777100417; x=1777705217; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=uwC5mL1xfh1AHGE2caBgkXGnAkeW6s6MztU7SU+1oKE=; b=ZRWSe2RamSbx2d6LHCU1bWiDy9wQgV7rMhalwHcuemVrCRaYg0n+z6fyT34RnjeqiT cn9+d+pZ5zcPS0uG/LKX1qHaWp6HcC9YA6P1LOItuSTl/zVXtds3bwFNn3iPuytdDn6m U+OF+BfoIuYw5d5IAyYd1htre68Y7oBJYyVCPplO+b1xs1I6/bqggoIwg3f+o4y2gRir lRzJDexsaxiV8VaCKGjctqfKcVhtkCiJTErxTC2EF6bXoL955CgNKXsw5h97GBsPiHhc 1JSLdAvIY1vKZmEsEA0g/XBOaT1adHT2spDPhF2gNRic7sAP3cH680qNiUEC3yV91r6g dGCQ== X-Forwarded-Encrypted: i=1; AFNElJ+Ne085eaXX0ikW5JfNdhkRnSbQMOK0zbr8l+BsRcSIn4vprxobtuGuiLJI6/h8wok4U/Wb2TSDyf4YyfE=@vger.kernel.org X-Gm-Message-State: AOJu0Ywi5SR1RI7Q3b4E+EG0VLL2x4Eei7T7QQg9FHgrmCO1HjC/5TRW B8PovDaZhswIqUuoi6ps1aZVdksQSps/WRY9tVcD8vw6nbwGIoe/K6q8eg3Sl1Ea4tcqNND/3m+ VyQ/D+LP7sHmT2EVicf5h2QSRmPDQ4jOPu0x0tkFrh57q47bei8r8N1DnLgHN2i9prUE= X-Gm-Gg: AeBDietc3VeXAsW5JmLO9QaumcRMat+NvwYtRM9DNnea/f9nSIENmhSeayOSo7eCVJ8 FbtPBDc+bp6nMoc76RP8mf/7KA9KnM+CNDqmrG0ILe3M3sZNPgpFSpMwDQa4GArLQ4tc/6r0wit McPX3lmZhUhvL3p9Dn69AyiEEgF1OoOSXYuqDQPuzpfO4fdt6ieaUxHyzLsKHzwvNFyynXMBhYO FK+aApKJqZwl5fHW6DTEUPlfKRv/tHteKI+HEpHRmw6gv2e2nOYMoOEUi8ycJbCi5uLTjp9Kf94 IZN0/De+OTA0vaQRNaMcgjmiCT/2MYXF9MZv1vJqgp3lKuSLL7YPcdwgm6hTCqO5uYwvZ4ww4Fn T4YlLVKvVDOaZpjWRHnEDWUoCMbzzL2SxNmrr235FcQq9luEj9q5Y2ZVNngeGX64DGltoGBs8Px J3D/J8p3YN5g== X-Received: by 2002:a05:7022:1282:b0:122:33e:6d41 with SMTP id a92af1059eb24-12c73f975e0mr15319168c88.23.1777100417363; Sat, 25 Apr 2026 00:00:17 -0700 (PDT) X-Received: by 2002:a05:7022:1282:b0:122:33e:6d41 with SMTP id a92af1059eb24-12c73f975e0mr15319055c88.23.1777100414748; Sat, 25 Apr 2026 00:00:14 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12dc2dfad8csm9430630c88.3.2026.04.25.00.00.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Apr 2026 00:00:14 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/4] dt-bindings: usb: qcom,snps-dwc3: Add Hawi compatible Date: Sat, 25 Apr 2026 00:00:01 -0700 Message-Id: <20260425070002.348733-4-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> References: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI1MDA2NSBTYWx0ZWRfX2XCXJ1bIGdDd 2H4EZSnw7UZH8NAWNBK/78ulJHjI43QNpTKfDsxqljhbBZWOXCHYoKhab2vhz4tIb09q0IL2jxf Ez/A4kUMLHqy5wZ82sVYdJH0Og8Th1GiUFvCSPCMJEtuSqoFzOYfLPZ0n4Wau2AsGkNRifaljcb UefdS7Z+UCmdRnBj+64oSXMGLwDFbr65CGAxlNqV5cpyXiw6VW86DojgkSwVSpXYMQHDL4Gw5Qp VwGSRHrxBjs8Vu2Q0u8ltoDvcwWU5x4IxQKWMgL65FQPlFF4sHWL+wWg1oGMBX9e2+HR8aNywx+ pxGKFuDnxB/+O7AvzOjWH7oa/ImSd4X5mpKh40U7jQ+I6LNzblYKMcSiNt0P/IkvTeMBJuTvnmJ USU4/93ROIpqoNlyLjicFbvhn55J/vm12kvkFmcV4fL1PrbH2aZ0x1SE8IxxnyIeQBAQWCJxiTv rCmvLVzFknxJQTtpAiw== X-Proofpoint-ORIG-GUID: jik6IOLLc-iseeecTBsf_GT04ZqhXAe8 X-Proofpoint-GUID: jik6IOLLc-iseeecTBsf_GT04ZqhXAe8 X-Authority-Analysis: v=2.4 cv=UcthjqSN c=1 sm=1 tr=0 ts=69ec6682 cx=c_pps a=kVLUcbK0zfr7ocalXnG1qA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=6lSwUGAo5LeF7p0M46YA:9 a=vr4QvYf-bLy2KjpDp97w:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-25_02,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1011 malwarescore=0 spamscore=0 lowpriorityscore=0 impostorscore=0 adultscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604250065 Content-Type: text/plain; charset="utf-8" Document the Synopsys DWC3 USB controller found on the Hawi platform. Signed-off-by: Ronak Raheja Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml b/Do= cumentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml index 8201656b41ed..2d10994f7b44 100644 --- a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml +++ b/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml @@ -27,6 +27,7 @@ properties: - qcom,eliza-dwc3 - qcom,glymur-dwc3 - qcom,glymur-dwc3-mp + - qcom,hawi-dwc3 - qcom,ipq4019-dwc3 - qcom,ipq5018-dwc3 - qcom,ipq5332-dwc3 @@ -203,6 +204,7 @@ allOf: compatible: contains: enum: + - qcom,hawi-dwc3 - qcom,ipq5424-dwc3 - qcom,ipq9574-dwc3 - qcom,kaanapali-dwc3 @@ -540,6 +542,7 @@ allOf: contains: enum: - qcom,eliza-dwc3 + - qcom,hawi-dwc3 - qcom,ipq4019-dwc3 - qcom,ipq8064-dwc3 - qcom,kaanapali-dwc3 --=20 2.34.1 From nobody Fri Jun 19 09:06:06 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C51A3168E1 for ; Sat, 25 Apr 2026 07:00:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100426; cv=none; b=DRaMoGiButdbWb7sL9KEoTZlMF2ZUbppEdJXq9ikufxGTPcxp8+itcsXq4NnQLklNuAynGW5Vh6z2xJycFdizdUtzt9dEDEEC4yS4gh559b1YgX8sgv56O8mIISAbEPUk2MYUYi4Us3e0yMHEn5pbKqeGxaiX82Kh0P02c4ShyI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1777100426; c=relaxed/simple; bh=niwpLRdZVb/yv3nxiRFBgTS/h7QlpP0GdHKIgcaJ4j4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=UTSU8K5+nx0tVq5k930r6Gg+Nn3fJN8V5yn/kHPjyeP+1IW+spAEQjdCuBT/67r50t0Q0i0hXagrAXrYfkDx5Eui9x1DuXLM4r9T9sQAG3CbN0cJwiXHr3ia/7OLX8zkUClj2pyay/O6YBbf8YovPJEpXI/11J/um7eP6aR4K0s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kG3A9e98; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=VlmOaJ6M; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kG3A9e98"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="VlmOaJ6M" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63P3M3mn946014 for ; Sat, 25 Apr 2026 07:00:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=IF+chR2Mjpd gv3lORJEz2M1XgHjEUWpOvfc1MZieiYY=; b=kG3A9e98PF6H0kYxSJEkqltwKNz l7edp3W7ydSXFMg8iAFazP5yR0Gf8wJWzjXoOBPbzwgUvN7YQMlXi5+aFqUFvYzB JOaWwKEKBn+xqcPXCW4Ab2a7uK/ceLnW/q59UvFO7MQ9W2OLwGjvztJoVwhO1SWs sxvhHRt+yDPTX5mOep4QsC8mVTD5MDV62zfkZ/yldN+liwXKEXyZ0H5Wru0GeLw+ r7052wqE5jaygK595xNg/iPyve/gA1d1pORjQWm95jNCyXhB+7dFA01TPU2FUtgR EnKvFOLs6AUHBYbaVvuauKC4yUpzrLwfGEx5rFZXzh3RNyuA5vJgHKraCSg== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4drnmr0bye-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Sat, 25 Apr 2026 07:00:18 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2bdf6fe90a9so12794652eec.1 for ; Sat, 25 Apr 2026 00:00:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1777100418; x=1777705218; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=IF+chR2Mjpdgv3lORJEz2M1XgHjEUWpOvfc1MZieiYY=; b=VlmOaJ6MBO12LnOjX938kyIiNxmLtBamOG6tifmvEP8EBU+0Zbm/f8eVSEFWIBSmhX 7QIkshpZeYHRMnc09JsOJKtkIRLUjplg1b2WPn9yUJcDF43HbCcNcwcz56kVI6LWHws4 K2Rro0WQm08SCCDQydMfTR2b4a58cFnnxEE37yr5Zmsg7wfBE4OhtfRp8ldaehby2y4X xUVzqSCEDyl8BubFUjan3Sn4XBCvjOBvHV57z6b+8dgIMRKa2KMyH9JpTrNzoqBEUA2o +pAH7Ejoo+9CA16qv3seshlli3cjYg5/tQUgLrxk2mf+aXqsyCdlOX671UGolhwPYKEj LvLQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1777100418; x=1777705218; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=IF+chR2Mjpdgv3lORJEz2M1XgHjEUWpOvfc1MZieiYY=; b=YFmAwAlY615rnStP/4FMF2/eSL6rY0rNCs4fg4ZRZFTwwcOBX87UV7E6ggiVf6KBYG wfMK2R9mByHCGe6QZyHK72q99TqLWjAlW65OY/kRA2lSP8Iw99h0sTh6MnVHznNiRbb9 Y+JqK3eMpzfHeTP+lKTIh2kkao0odwUrwvCgKSBtMMjzPAWIGP7Y4omwKh/eunA7Gpqi g1jFbu+S0mW8WO5Ty8xwh6W7HMapn60n1kvPLXf0tVi1H7Yostlh+X0D3AMse820FH2J HZmw/3nsaILBLP3O3nPco0/OYMi0vP0+hCkDBrI8W/YgvY3zBneq1DBOA/PsIT6pJuhz JfQQ== X-Forwarded-Encrypted: i=1; AFNElJ/YCE5tqh5w5RdeZLlBom6mJ2T/aD7X4iRNNNfx8ptNU0VND+uKfv0aSRuPkLbHl69a/feBc12dyf/4IgE=@vger.kernel.org X-Gm-Message-State: AOJu0YxzPUlKnoaBcPb5Oh/oUooEialVNTXn+z8jx5dUvW43kO1YcIqP c2cRmfBe5/y3xnxTxhj4F9Exd0d77tOZ+hm9dIV3LZfIEuYkPgyS1FAYpoRn3TEV+HiVWE7ej9M cd9tRa0M/Vjo+Svs+UZ7GIhT9fDpEF2KIviocve0BPT9iyvyHImNqL2+5f1MikrwS1/I= X-Gm-Gg: AeBDievDbf7MwGM7vjU9X43e5lMqqkkdFSOMRIMINcDpPjjdNotONxLLp0F9BkgE8zu XHk6+7sVB+4lwrPoHAmtet6htOFrBQh4HaXdwQTEFrzZBhbz46P9d+wHYtLYPK4P7/4it1fE6ZC JgD2wIMTXbMFgXPu0CK1gIEZdJltuekCWCiJUMINbR2v2sgLFu8vxoSzfy5bixClsT8QoVP8r6n QQdcWUo4VxnJhSqu/50txS139vXptaOQZkEj2nPFAmhHlAJhkhvuu7UMZKqtiGnBdlvrC9uqxrA d2zdAsivoNott8SEEXknsIsxM7duPbYatHT4AwfkBFc7GZ3oxAEoi4oaumXEJy17mIIKwJ/50Lk k4M3fFKVXrWbVL7xWYoRTDNOL8eixstXlqnOPAkSbbQ8ZNabN4olC2ZCKp6jm87xWM8EMs5fTqW fVVuOwrXKofw== X-Received: by 2002:a05:7022:458d:b0:12b:f616:1a4e with SMTP id a92af1059eb24-12c73fa362emr16122086c88.23.1777100417039; Sat, 25 Apr 2026 00:00:17 -0700 (PDT) X-Received: by 2002:a05:7022:458d:b0:12b:f616:1a4e with SMTP id a92af1059eb24-12c73fa362emr16122043c88.23.1777100415714; Sat, 25 Apr 2026 00:00:15 -0700 (PDT) Received: from hu-rraheja-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-12dc2dfad8csm9430630c88.3.2026.04.25.00.00.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Apr 2026 00:00:15 -0700 (PDT) From: Ronak Raheja To: vkoul@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, robh@kernel.org, neil.armstrong@linaro.org, gregkh@linuxfoundation.org Cc: dmitry.baryshkov@oss.qualcomm.com, konrad.dybcio@oss.qualcomm.com, abel.vesa@oss.qualcomm.com, wesley.cheng@oss.qualcomm.com, ronak.raheja@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-usb@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/4] phy: qualcomm: qmp-combo: Add support for Hawi SoC Date: Sat, 25 Apr 2026 00:00:02 -0700 Message-Id: <20260425070002.348733-5-ronak.raheja@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> References: <20260425070002.348733-1-ronak.raheja@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=aqCCzyZV c=1 sm=1 tr=0 ts=69ec6682 cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=EUspDBNiAAAA:8 a=94TNKR-hkEinp_EYofMA:9 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-GUID: aD3Wqn9NQdjWks4N9uJRZcxC06mkxlqk X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDI1MDA2NSBTYWx0ZWRfX5Pl8jCEEB7PY UCxUqT5Nt3vrVdT/017iNW8TUnA5lBs8mu/j1kdOWO0T9cSkZeL90Rh2KjodMGuzbgiSctQWRBM W35T4uPvZLP/9LOge0+ixr6tqLa4dAA8STWDKV1Uv4dURSJX1ZmqGsHv49mqLYqDCov1iPe3lOL t/AXf25AXEarSosWoQNCBuVD9xNFPcNFDSb53YFCXI4MqW/VNxYEZmaw6OMvN1RleiH8jxFeTQ7 Qbk00hLBR2ghwN6oXdc0+sNdbhMxE0WnUqxnzMJDt9JOZjxCu3wB8UiUguIxIQLeQPV40W44hiX nvfPVzxtvtqfQ5zpoNTbRSJFsK59fKggksi47B17lnUupUH3xct55zbMdv7BykduN6hCYHL0EXU OsoEhCGT/zTYZVDMQN3jTb21cP8Xmml7uk0H0KyHRe2yJY7111iGwFvvSJl/eoUyZTPR3uziipI xN12HGV2a1Sg7p+Z6JA== X-Proofpoint-ORIG-GUID: aD3Wqn9NQdjWks4N9uJRZcxC06mkxlqk X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-25_02,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 phishscore=0 spamscore=0 adultscore=0 suspectscore=0 malwarescore=0 bulkscore=0 clxscore=1015 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604250065 Content-Type: text/plain; charset="utf-8" Add support for the USB3-DP combo PHY found on Hawi platform. The QMP PHY for Hawi uses QSERDES V10 register layouts. Add the required PHY sequences from the hardware programming guide and new V10 register header files. Also add a new v10 offset structure to incorporate the new COM AON register module. Signed-off-by: Ronak Raheja Reviewed-by: Konrad Dybcio --- .../phy/qualcomm/phy-qcom-qmp-com-aon-v10.h | 15 ++ drivers/phy/qualcomm/phy-qcom-qmp-combo.c | 232 +++++++++++++++++- .../phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h | 15 ++ .../phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h | 13 + .../phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h | 19 ++ drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h | 34 +++ .../qualcomm/phy-qcom-qmp-qserdes-com-v10.h | 89 +++++++ .../qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h | 89 +++++++ drivers/phy/qualcomm/phy-qcom-qmp.h | 5 + 9 files changed, 507 insertions(+), 4 deletions(-) create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-com-aon-v10.h new file mode 100644 index 000000000000..6542b586be89 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-com-aon-v10.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_COM_AON_V10_H_ +#define QCOM_PHY_QMP_COM_AON_V10_H_ + +/* Only for QMP V10 PHY - COM AON registers */ + +#define QPHY_V10_COM_AON_USB3_AON_TOGGLE_ENABLE 0x00 +#define QPHY_V10_COM_AON_DP_AON_TOGGLE_ENABLE 0x04 +#define QPHY_V10_COM_AON_DUMMY_STATUS 0x08 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c b/drivers/phy/qualco= mm/phy-qcom-qmp-combo.c index 93f1aa10d400..cce229101473 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-combo.c @@ -32,6 +32,7 @@ #include "phy-qcom-qmp.h" #include "phy-qcom-qmp-pcs-aon-v6.h" #include "phy-qcom-qmp-pcs-aon-v8.h" +#include "phy-qcom-qmp-pcs-aon-v10.h" #include "phy-qcom-qmp-pcs-misc-v3.h" #include "phy-qcom-qmp-pcs-misc-v4.h" #include "phy-qcom-qmp-pcs-misc-v5.h" @@ -40,6 +41,7 @@ #include "phy-qcom-qmp-pcs-usb-v5.h" #include "phy-qcom-qmp-pcs-usb-v6.h" #include "phy-qcom-qmp-pcs-usb-v8.h" +#include "phy-qcom-qmp-pcs-usb-v10.h" =20 #include "phy-qcom-qmp-dp-com-v3.h" =20 @@ -49,9 +51,12 @@ #include "phy-qcom-qmp-dp-phy-v5.h" #include "phy-qcom-qmp-dp-phy-v6.h" #include "phy-qcom-qmp-dp-phy-v8.h" +#include "phy-qcom-qmp-dp-phy-v10.h" =20 #include "phy-qcom-qmp-usb43-pcs-v8.h" =20 +#include "phy-qcom-qmp-com-aon-v10.h" + /* QPHY_V3_DP_COM_RESET_OVRD_CTRL register bits */ /* DP PHY soft reset */ #define SW_DPPHY_RESET BIT(0) @@ -268,6 +273,36 @@ static const unsigned int qmp_v8_usb3phy_regs_layout[Q= PHY_LAYOUT_SIZE] =3D { [QPHY_TX_TRANSCEIVER_BIAS_EN] =3D QSERDES_V8_TX_TRANSCEIVER_BIAS_EN, }; =20 +static const unsigned int qmp_v10_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = =3D { + [QPHY_SW_RESET] =3D QPHY_V10_PCS_SW_RESET, + [QPHY_START_CTRL] =3D QPHY_V10_PCS_START_CONTROL, + [QPHY_PCS_STATUS] =3D QPHY_V10_PCS_PCS_STATUS1, + [QPHY_PCS_POWER_DOWN_CONTROL] =3D QPHY_V10_PCS_POWER_DOWN_CONTROL, + + /* In PCS_USB */ + [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V10_PCS_USB3_AUTONOMOUS_MODE_CTR= L, + [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V10_PCS_USB3_LFPS_RXTERM_IRQ_CL= EAR, + + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V10_PCS_AON_CLAMP_ENABLE, + + [QPHY_AON_TOGGLE_ENABLE] =3D QPHY_V10_COM_AON_USB3_AON_TOGGLE_ENABLE, + [QPHY_DP_AON_TOGGLE_ENABLE] =3D QPHY_V10_COM_AON_DP_AON_TOGGLE_ENABLE, + + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V10_COM_RESETSM_CNTRL, + [QPHY_COM_C_READY_STATUS] =3D QSERDES_V10_COM_C_READY_STATUS, + [QPHY_COM_CMN_STATUS] =3D QSERDES_V10_COM_CMN_STATUS, + [QPHY_COM_BIAS_EN_CLKBUFLR_EN] =3D QSERDES_V10_COM_BIAS_EN_CLKBUFLR_EN, + + [QPHY_DP_PHY_STATUS] =3D QSERDES_V10_DP_PHY_STATUS, + [QPHY_DP_PHY_VCO_DIV] =3D QSERDES_V10_DP_PHY_VCO_DIV, + + [QPHY_TX_TX_POL_INV] =3D QSERDES_V10_TX_TX_POL_INV, + [QPHY_TX_TX_DRV_LVL] =3D QSERDES_V10_TX_TX_DRV_LVL, + [QPHY_TX_TX_EMP_POST1_LVL] =3D QSERDES_V10_TX_TX_EMP_POST1_LVL, + [QPHY_TX_HIGHZ_DRVR_EN] =3D QSERDES_V10_TX_HIGHZ_DRVR_EN, + [QPHY_TX_TRANSCEIVER_BIAS_EN] =3D QSERDES_V10_TX_TRANSCEIVER_BIAS_EN, +}; + static const unsigned int qmp_v8_n3_usb43dpphy_regs_layout[QPHY_LAYOUT_SIZ= E] =3D { [QPHY_SW_RESET] =3D QPHY_V8_USB43_PCS_SW_RESET, [QPHY_START_CTRL] =3D QPHY_V8_USB43_PCS_START_CONTROL, @@ -2058,6 +2093,142 @@ static const struct qmp_phy_init_tbl x1e80100_usb43= dp_pcs_usb_tbl[] =3D { QMP_PHY_INIT_CFG(QPHY_V6_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07), }; =20 +static const struct qmp_phy_init_tbl hawi_usb3_serdes_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE1, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORECLK_DIV_MODE1, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE1, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE1, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MSB_MODE1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE1, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE1, 0x75), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_HSCLK_SEL_1, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE1_MODE1, 0x25), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE2_MODE1, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x5c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0, 0xc0), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CP_CTRL_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_RCTRL_MODE0, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CCTRL_MODE0, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_PLL_CORE_CLK_DIV_MODE0, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP1_MODE0, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP2_MODE0, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MODE0, 0x41), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DEC_START_MSB_MODE0, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START1_MODE0, 0x55), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START2_MODE0, 0x75), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_DIV_FRAC_START3_MODE0, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE1_MODE0, 0x25), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE2_MODE0, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_BG_TIMER, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_EN_CENTER, 0x01), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER1, 0x62), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SSC_PER2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYSCLK_BUF_ENABLE, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_SYSCLK_EN_SEL, 0x1a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_LOCK_CMP_CFG, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_VCO_TUNE_MAP, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CORE_CLK_EN, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_CMN_CONFIG_1, 0x16), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_1, 0xb6), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_2, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_3, 0x36), + QMP_PHY_INIT_CFG(QSERDES_V10_COM_ADDITIONAL_MISC, 0x0c), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_tx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_TX, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_RX, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX, 0x1f), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_1, 0xe5), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_2, 0x02), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_3, 0x11), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_4, 0x31), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_LANE_MODE_5, 0x5d), + QMP_PHY_INIT_CFG(QSERDES_V10_TX_RCV_DETECT_LVL_2, 0x12), + QMP_PHY_INIT_CFG_LANE(QSERDES_V10_TX_PI_QEC_CTRL, 0x21, 1), + QMP_PHY_INIT_CFG_LANE(QSERDES_V10_TX_PI_QEC_CTRL, 0x05, 2), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_rx_tbl[] =3D { + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FO_GAIN, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SO_GAIN, 0x06), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_PI_CONTROLS, 0x99), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH1, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_THRESH2, 0x08), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_GAIN1, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_UCDR_SB2_GAIN2, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_AUX_DATA_TCOARSE_TFINE, 0x20), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VGA_CAL_CNTRL1, 0x54), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VGA_CAL_CNTRL2, 0x0f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_GM_CAL, 0x13), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW, 0x07), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_IDAC_TSETTLE_HIGH, 0x00), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x27), + + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_ENABLES, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CNTRL, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_DEGLITCH_CNTRL, 0x0e), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_LOW, 0x3f), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH, 0xbf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH2, 0xff), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH3, 0xdf), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_00_HIGH4, 0xed), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_LOW, 0x19), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH, 0x09), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH2, 0x91), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH3, 0xb7), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_RX_MODE_01_HIGH4, 0xaa), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DFE_EN_TIMER, 0x04), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_DCC_CTRL1, 0x0c), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_VTH_CODE, 0x10), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CAL_CTRL1, 0x14), + QMP_PHY_INIT_CFG(QSERDES_V10_RX_SIGDET_CAL_TRIM, 0x08), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_pcs_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG1, 0xc4), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG2, 0x89), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG3, 0x20), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_LOCK_DETECT_CONFIG6, 0x13), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_REFGEN_REQ_CONFIG1, 0x21), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RX_SIGDET_LVL, 0x55), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_RX_CONFIG, 0x0a), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_ALIGN_DETECT_CONFIG1, 0x88), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_ALIGN_DETECT_CONFIG2, 0x13), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_PCS_TX_RX_CONFIG, 0x04), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_PCS_TX_RX_CONFIG2, 0x01), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_EQ_CONFIG1, 0x4b), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_EQ_CONFIG5, 0x10), +}; + +static const struct qmp_phy_init_tbl hawi_usb3_pcs_usb_tbl[] =3D { + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_L, 0x40), + QMP_PHY_INIT_CFG(QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_H, 0x00), +}; + /* list of regulators */ static struct regulator_bulk_data qmp_phy_vreg_l[] =3D { { .supply =3D "vdda-phy", .init_load_uA =3D 21800, }, @@ -2198,6 +2369,7 @@ struct qmp_combo_offsets { u16 dp_txa; u16 dp_txb; u16 dp_dp_phy; + u16 aon_toggle; }; =20 struct qmp_phy_cfg { @@ -2270,6 +2442,7 @@ struct qmp_combo { const struct qmp_phy_cfg *cfg; =20 void __iomem *com; + void __iomem *aon_toggle; =20 void __iomem *serdes; void __iomem *tx; @@ -2416,6 +2589,24 @@ static const struct qmp_combo_offsets qmp_combo_offs= ets_v8 =3D { .dp_dp_phy =3D 0x3c00, }; =20 +static const struct qmp_combo_offsets qmp_combo_offsets_v10 =3D { + .com =3D 0x0000, + .aon_toggle =3D 0x0400, + .txa =3D 0x1400, + .rxa =3D 0x1600, + .txb =3D 0x1800, + .rxb =3D 0x1a00, + .usb3_serdes =3D 0x1000, + .usb3_pcs_misc =3D 0x1c00, + .usb3_pcs =3D 0x1e00, + .usb3_pcs_aon =3D 0x2000, + .usb3_pcs_usb =3D 0x2100, + .dp_serdes =3D 0x3000, + .dp_txa =3D 0x3400, + .dp_txb =3D 0x3800, + .dp_dp_phy =3D 0x3c00, +}; + static const struct qmp_combo_offsets qmp_combo_usb43dp_offsets_v8 =3D { .com =3D 0x0000, .usb3_pcs_aon =3D 0x0100, @@ -2705,6 +2896,27 @@ static const struct qmp_phy_cfg x1e80100_usb3dpphy_c= fg =3D { .regs =3D qmp_v6_n4_usb3phy_regs_layout, }; =20 +static const struct qmp_phy_cfg hawi_usb3dpphy_cfg =3D { + .offsets =3D &qmp_combo_offsets_v10, + + .serdes_tbl =3D hawi_usb3_serdes_tbl, + .serdes_tbl_num =3D ARRAY_SIZE(hawi_usb3_serdes_tbl), + .tx_tbl =3D hawi_usb3_tx_tbl, + .tx_tbl_num =3D ARRAY_SIZE(hawi_usb3_tx_tbl), + .rx_tbl =3D hawi_usb3_rx_tbl, + .rx_tbl_num =3D ARRAY_SIZE(hawi_usb3_rx_tbl), + .pcs_tbl =3D hawi_usb3_pcs_tbl, + .pcs_tbl_num =3D ARRAY_SIZE(hawi_usb3_pcs_tbl), + .pcs_usb_tbl =3D hawi_usb3_pcs_usb_tbl, + .pcs_usb_tbl_num =3D ARRAY_SIZE(hawi_usb3_pcs_usb_tbl), + + .regs =3D qmp_v10_usb3phy_regs_layout, + .reset_list =3D msm8996_usb3phy_reset_l, + .num_resets =3D ARRAY_SIZE(msm8996_usb3phy_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), +}; + static const struct qmp_phy_cfg sm6350_usb3dpphy_cfg =3D { .offsets =3D &qmp_combo_offsets_v3, =20 @@ -3662,13 +3874,18 @@ static int qmp_combo_com_init(struct qmp_combo *qmp= , bool force) { const struct qmp_phy_cfg *cfg =3D qmp->cfg; void __iomem *com =3D qmp->com; - void __iomem *pcs_aon =3D qmp->pcs_aon; + void __iomem *aon_toggle; int ret; u32 val; =20 if (!force && qmp->init_count++) return 0; =20 + if (qmp->aon_toggle) + aon_toggle =3D qmp->aon_toggle; + else + aon_toggle =3D qmp->pcs_aon; + ret =3D regulator_bulk_enable(cfg->num_vregs, qmp->vregs); if (ret) { dev_err(qmp->dev, "failed to enable regulators, err=3D%d\n", ret); @@ -3699,9 +3916,9 @@ static int qmp_combo_com_init(struct qmp_combo *qmp, = bool force) SW_USB3PHY_RESET_MUX | SW_USB3PHY_RESET); =20 /* override hardware control for reset of qmp phy */ - if (pcs_aon && cfg->regs[QPHY_AON_TOGGLE_ENABLE]) { - qphy_clrbits(pcs_aon, cfg->regs[QPHY_AON_TOGGLE_ENABLE], 0x1); - qphy_clrbits(pcs_aon, cfg->regs[QPHY_DP_AON_TOGGLE_ENABLE], 0x1); + if (aon_toggle && cfg->regs[QPHY_AON_TOGGLE_ENABLE]) { + qphy_clrbits(aon_toggle, cfg->regs[QPHY_AON_TOGGLE_ENABLE], 0x1); + qphy_clrbits(aon_toggle, cfg->regs[QPHY_DP_AON_TOGGLE_ENABLE], 0x1); } =20 /* Use software based port select and switch on typec orientation */ @@ -4733,6 +4950,9 @@ static int qmp_combo_parse_dt(struct qmp_combo *qmp) } qmp->dp_dp_phy =3D base + offs->dp_dp_phy; =20 + if (offs->aon_toggle) + qmp->aon_toggle =3D base + offs->aon_toggle; + ret =3D qmp_combo_clk_init(qmp); if (ret) return ret; @@ -4986,6 +5206,10 @@ static const struct of_device_id qmp_combo_of_match_= table[] =3D { .compatible =3D "qcom,glymur-qmp-usb3-dp-phy", .data =3D &glymur_usb3dpphy_cfg, }, + { + .compatible =3D "qcom,hawi-qmp-usb3-dp-phy", + .data =3D &hawi_usb3dpphy_cfg, + }, { .compatible =3D "qcom,sar2130p-qmp-usb3-dp-phy", .data =3D &sar2130p_usb3dpphy_cfg, diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h b/drivers/phy/q= ualcomm/phy-qcom-qmp-dp-phy-v10.h new file mode 100644 index 000000000000..6f3ea7d13556 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v10.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_DP_PHY_V10_H_ +#define QCOM_PHY_QMP_DP_PHY_V10_H_ + +/* Only for QMP V10 PHY - DP PHY registers */ + +#define QSERDES_V10_DP_PHY_VCO_DIV 0x070 +#define QSERDES_V10_DP_PHY_AUX_INTERRUPT_STATUS 0x0e0 +#define QSERDES_V10_DP_PHY_STATUS 0x0e4 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-aon-v10.h new file mode 100644 index 000000000000..b858381bc238 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v10.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_AON_V10_H_ +#define QCOM_PHY_QMP_PCS_AON_V10_H_ + +/* Only for QMP V10 PHY - PCS AON registers */ + +#define QPHY_V10_PCS_AON_CLAMP_ENABLE 0x00 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-usb-v10.h new file mode 100644 index 000000000000..0cc25e6acf58 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-usb-v10.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_USB_V10_H_ +#define QCOM_PHY_QMP_PCS_USB_V10_H_ + +/* Only for QMP V10 PHY - USB PCS registers */ + +#define QPHY_V10_PCS_USB3_POWER_STATE_CONFIG1 0x00 +#define QPHY_V10_PCS_USB3_AUTONOMOUS_MODE_CTRL 0x08 +#define QPHY_V10_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR 0x14 +#define QPHY_V10_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0x18 +#define QPHY_V10_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x3c +#define QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_L 0x40 +#define QPHY_V10_PCS_USB3_RCVR_DTCT_DLY_U3_H 0x44 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h b/drivers/phy/qual= comm/phy-qcom-qmp-pcs-v10.h new file mode 100644 index 000000000000..ac0fc434984b --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v10.h @@ -0,0 +1,34 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_V10_H_ +#define QCOM_PHY_QMP_PCS_V10_H_ + +/* Only for QMP V10 PHY - PCS registers */ + +#define QPHY_V10_PCS_SW_RESET 0x000 +#define QPHY_V10_PCS_PCS_STATUS1 0x014 +#define QPHY_V10_PCS_POWER_DOWN_CONTROL 0x040 +#define QPHY_V10_PCS_START_CONTROL 0x044 +#define QPHY_V10_PCS_POWER_STATE_CONFIG1 0x090 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG1 0x0c4 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG2 0x0c8 +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG3 0x0cc +#define QPHY_V10_PCS_LOCK_DETECT_CONFIG6 0x0d8 +#define QPHY_V10_PCS_REFGEN_REQ_CONFIG1 0x0dc +#define QPHY_V10_PCS_RX_SIGDET_LVL 0x188 +#define QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_L 0x190 +#define QPHY_V10_PCS_RCVR_DTCT_DLY_P1U2_H 0x194 +#define QPHY_V10_PCS_RATE_SLEW_CNTRL1 0x198 +#define QPHY_V10_PCS_RX_CONFIG 0x1b0 +#define QPHY_V10_PCS_ALIGN_DETECT_CONFIG1 0x1c0 +#define QPHY_V10_PCS_ALIGN_DETECT_CONFIG2 0x1c4 +#define QPHY_V10_PCS_PCS_TX_RX_CONFIG 0x1d0 +#define QPHY_V10_PCS_PCS_TX_RX_CONFIG2 0x1d4 +#define QPHY_V10_PCS_EQ_CONFIG1 0x1e0 +#define QPHY_V10_PCS_EQ_CONFIG2 0x1e4 +#define QPHY_V10_PCS_EQ_CONFIG5 0x1f0 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h b/drivers/= phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h new file mode 100644 index 000000000000..92fbde7c9c7c --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v10.h @@ -0,0 +1,89 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_COM_V10_H_ +#define QCOM_PHY_QMP_QSERDES_COM_V10_H_ + +/* Only for QMP V10 PHY - QSERDES COM registers */ + +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE1 0x00 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE1 0x04 +#define QSERDES_V10_COM_CP_CTRL_MODE1 0x10 +#define QSERDES_V10_COM_PLL_RCTRL_MODE1 0x14 +#define QSERDES_V10_COM_PLL_CCTRL_MODE1 0x18 +#define QSERDES_V10_COM_CORECLK_DIV_MODE1 0x1c +#define QSERDES_V10_COM_LOCK_CMP1_MODE1 0x20 +#define QSERDES_V10_COM_LOCK_CMP2_MODE1 0x24 +#define QSERDES_V10_COM_DEC_START_MODE1 0x28 +#define QSERDES_V10_COM_DEC_START_MSB_MODE1 0x2c +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE1 0x30 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE1 0x34 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE1 0x38 +#define QSERDES_V10_COM_HSCLK_SEL_1 0x3c +#define QSERDES_V10_COM_INTEGLOOP_GAIN0_MODE1 0x40 +#define QSERDES_V10_COM_INTEGLOOP_GAIN1_MODE1 0x44 +#define QSERDES_V10_COM_VCO_TUNE1_MODE1 0x48 +#define QSERDES_V10_COM_VCO_TUNE2_MODE1 0x4c +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE1 0x50 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE1 0x54 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE1_MODE0 0x58 +#define QSERDES_V10_COM_BIN_VCOCAL_CMP_CODE2_MODE0 0x5c +#define QSERDES_V10_COM_SSC_STEP_SIZE1_MODE0 0x60 +#define QSERDES_V10_COM_SSC_STEP_SIZE2_MODE0 0x64 +#define QSERDES_V10_COM_CP_CTRL_MODE0 0x70 +#define QSERDES_V10_COM_PLL_RCTRL_MODE0 0x74 +#define QSERDES_V10_COM_PLL_CCTRL_MODE0 0x78 +#define QSERDES_V10_COM_PLL_CORE_CLK_DIV_MODE0 0x7c +#define QSERDES_V10_COM_LOCK_CMP1_MODE0 0x80 +#define QSERDES_V10_COM_LOCK_CMP2_MODE0 0x84 +#define QSERDES_V10_COM_DEC_START_MODE0 0x88 +#define QSERDES_V10_COM_DEC_START_MSB_MODE0 0x8c +#define QSERDES_V10_COM_DIV_FRAC_START1_MODE0 0x90 +#define QSERDES_V10_COM_DIV_FRAC_START2_MODE0 0x94 +#define QSERDES_V10_COM_DIV_FRAC_START3_MODE0 0x98 +#define QSERDES_V10_COM_HSCLK_HS_SWITCH_SEL_1 0x9c +#define QSERDES_V10_COM_INTEGLOOP_GAIN0_MODE0 0xa0 +#define QSERDES_V10_COM_INTEGLOOP_GAIN1_MODE0 0xa4 +#define QSERDES_V10_COM_VCO_TUNE1_MODE0 0xa8 +#define QSERDES_V10_COM_VCO_TUNE2_MODE0 0xac +#define QSERDES_V10_COM_BG_TIMER 0xbc +#define QSERDES_V10_COM_SSC_EN_CENTER 0xc0 +#define QSERDES_V10_COM_SSC_ADJ_PER1 0xc4 +#define QSERDES_V10_COM_SSC_PER1 0xcc +#define QSERDES_V10_COM_SSC_PER2 0xd0 +#define QSERDES_V10_COM_POST_DIV_MUX 0xd8 +#define QSERDES_V10_COM_BIAS_EN_CLKBUFLR_EN 0xdc +#define QSERDES_V10_COM_CLK_ENABLE1 0xe0 +#define QSERDES_V10_COM_SYS_CLK_CTRL 0xe4 +#define QSERDES_V10_COM_SYSCLK_BUF_ENABLE 0xe8 +#define QSERDES_V10_COM_PLL_IVCO 0xf4 +#define QSERDES_V10_COM_PLL_IVCO_MODE1 0xf8 +#define QSERDES_V10_COM_CMN_IETRIM 0xfc +#define QSERDES_V10_COM_CMN_IPTRIM 0x100 +#define QSERDES_V10_COM_SYSCLK_EN_SEL 0x110 +#define QSERDES_V10_COM_RESETSM_CNTRL 0x118 +#define QSERDES_V10_COM_LOCK_CMP_EN 0x120 +#define QSERDES_V10_COM_LOCK_CMP_CFG 0x124 +#define QSERDES_V10_COM_VCO_TUNE_CTRL 0x13c +#define QSERDES_V10_COM_VCO_TUNE_MAP 0x140 +#define QSERDES_V10_COM_VCO_TUNE_INITVAL2 0x148 +#define QSERDES_V10_COM_VCO_TUNE_MAXVAL2 0x158 +#define QSERDES_V10_COM_CLK_SELECT 0x164 +#define QSERDES_V10_COM_CORE_CLK_EN 0x170 +#define QSERDES_V10_COM_CMN_CONFIG_1 0x174 +#define QSERDES_V10_COM_SVS_MODE_CLK_SEL 0x17c +#define QSERDES_V10_COM_CMN_MISC_1 0x184 +#define QSERDES_V10_COM_CMN_MODE 0x188 +#define QSERDES_V10_COM_PLL_VCO_DC_LEVEL_CTRL 0x198 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_1 0x1a4 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_2 0x1a8 +#define QSERDES_V10_COM_AUTO_GAIN_ADJ_CTRL_3 0x1ac +#define QSERDES_V10_COM_ADDITIONAL_MISC 0x1b4 +#define QSERDES_V10_COM_ADDITIONAL_MISC_2 0x1b8 +#define QSERDES_V10_COM_ADDITIONAL_MISC_3 0x1bc +#define QSERDES_V10_COM_CMN_STATUS 0x2c8 +#define QSERDES_V10_COM_C_READY_STATUS 0x2f0 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h b/drivers= /phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h new file mode 100644 index 000000000000..84f1adee5ff7 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v10.h @@ -0,0 +1,89 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2026, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ +#define QCOM_PHY_QMP_QSERDES_TXRX_V10_H_ + +/* Only for QMP V10 PHY - QSERDES TX/RX registers */ + +/* TX registers */ +#define QSERDES_V10_TX_CLKBUF_ENABLE 0x08 +#define QSERDES_V10_TX_TX_EMP_POST1_LVL 0x0c +#define QSERDES_V10_TX_TX_DRV_LVL 0x14 +#define QSERDES_V10_TX_RESET_TSYNC_EN 0x1c +#define QSERDES_V10_TX_PRE_STALL_LDO_BOOST_EN 0x20 +#define QSERDES_V10_TX_TX_BAND 0x24 +#define QSERDES_V10_TX_INTERFACE_SELECT 0x2c +#define QSERDES_V10_TX_RES_CODE_LANE_TX 0x34 +#define QSERDES_V10_TX_RES_CODE_LANE_RX 0x38 +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_TX 0x3c +#define QSERDES_V10_TX_RES_CODE_LANE_OFFSET_RX 0x40 +#define QSERDES_V10_TX_TRANSCEIVER_BIAS_EN 0x54 +#define QSERDES_V10_TX_HIGHZ_DRVR_EN 0x58 +#define QSERDES_V10_TX_TX_POL_INV 0x5c +#define QSERDES_V10_TX_PARRATE_REC_DETECT_IDLE_EN 0x60 +#define QSERDES_V10_TX_BIST_PATTERN7 0x7c +#define QSERDES_V10_TX_LANE_MODE_1 0x84 +#define QSERDES_V10_TX_LANE_MODE_2 0x88 +#define QSERDES_V10_TX_LANE_MODE_3 0x8c +#define QSERDES_V10_TX_LANE_MODE_4 0x90 +#define QSERDES_V10_TX_LANE_MODE_5 0x94 +#define QSERDES_V10_TX_RCV_DETECT_LVL_2 0xa4 +#define QSERDES_V10_TX_TRAN_DRVR_EMP_EN 0xc0 +#define QSERDES_V10_TX_TX_INTERFACE_MODE 0xc4 +#define QSERDES_V10_TX_VMODE_CTRL1 0xc8 +#define QSERDES_V10_TX_PI_QEC_CTRL 0xe4 + +/* RX registers */ +#define QSERDES_V10_RX_UCDR_FO_GAIN 0x08 +#define QSERDES_V10_RX_UCDR_SO_GAIN 0x14 +#define QSERDES_V10_RX_UCDR_FASTLOCK_FO_GAIN 0x30 +#define QSERDES_V10_RX_UCDR_SO_SATURATION_AND_ENABLE 0x34 +#define QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_LOW 0x3c +#define QSERDES_V10_RX_UCDR_FASTLOCK_COUNT_HIGH 0x40 +#define QSERDES_V10_RX_UCDR_PI_CONTROLS 0x44 +#define QSERDES_V10_RX_UCDR_SB2_THRESH1 0x4c +#define QSERDES_V10_RX_UCDR_SB2_THRESH2 0x50 +#define QSERDES_V10_RX_UCDR_SB2_GAIN1 0x54 +#define QSERDES_V10_RX_UCDR_SB2_GAIN2 0x58 +#define QSERDES_V10_RX_AUX_DATA_TCOARSE_TFINE 0x60 +#define QSERDES_V10_RX_TX_ADAPT_POST_THRESH 0xcc +#define QSERDES_V10_RX_VGA_CAL_CNTRL1 0xd4 +#define QSERDES_V10_RX_VGA_CAL_CNTRL2 0xd8 +#define QSERDES_V10_RX_GM_CAL 0xdc +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL2 0xec +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL3 0xf0 +#define QSERDES_V10_RX_RX_EQU_ADAPTOR_CNTRL4 0xf4 +#define QSERDES_V10_RX_RX_IDAC_TSETTLE_LOW 0xf8 +#define QSERDES_V10_RX_RX_IDAC_TSETTLE_HIGH 0xfc +#define QSERDES_V10_RX_RX_IDAC_ENABLES 0x100 +#define QSERDES_V10_RX_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET 0x104 +#define QSERDES_V10_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x110 +#define QSERDES_V10_RX_SIGDET_ENABLES 0x118 +#define QSERDES_V10_RX_SIGDET_CNTRL 0x11c +#define QSERDES_V10_RX_SIGDET_DEGLITCH_CNTRL 0x124 +#define QSERDES_V10_RX_RX_MODE_00_LOW 0x15c +#define QSERDES_V10_RX_RX_MODE_00_HIGH 0x160 +#define QSERDES_V10_RX_RX_MODE_00_HIGH2 0x164 +#define QSERDES_V10_RX_RX_MODE_00_HIGH3 0x168 +#define QSERDES_V10_RX_RX_MODE_00_HIGH4 0x16c +#define QSERDES_V10_RX_RX_MODE_01_LOW 0x170 +#define QSERDES_V10_RX_RX_MODE_01_HIGH 0x174 +#define QSERDES_V10_RX_RX_MODE_01_HIGH2 0x178 +#define QSERDES_V10_RX_RX_MODE_01_HIGH3 0x17c +#define QSERDES_V10_RX_RX_MODE_01_HIGH4 0x180 +#define QSERDES_V10_RX_RX_MODE_10_LOW 0x184 +#define QSERDES_V10_RX_RX_MODE_10_HIGH 0x188 +#define QSERDES_V10_RX_RX_MODE_10_HIGH2 0x18c +#define QSERDES_V10_RX_RX_MODE_10_HIGH3 0x190 +#define QSERDES_V10_RX_RX_MODE_10_HIGH4 0x194 +#define QSERDES_V10_RX_DFE_EN_TIMER 0x1a0 +#define QSERDES_V10_RX_DFE_CTLE_POST_CAL_OFFSET 0x1a4 +#define QSERDES_V10_RX_DCC_CTRL1 0x1a8 +#define QSERDES_V10_RX_VTH_CODE 0x1b0 +#define QSERDES_V10_RX_SIGDET_CAL_CTRL1 0x1e4 +#define QSERDES_V10_RX_SIGDET_CAL_TRIM 0x1f8 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.h b/drivers/phy/qualcomm/phy= -qcom-qmp.h index a873bdd7bffe..7af77572970e 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.h +++ b/drivers/phy/qualcomm/phy-qcom-qmp.h @@ -39,6 +39,9 @@ #include "phy-qcom-qmp-qserdes-txrx-v8.h" #include "phy-qcom-qmp-qserdes-lalb-v8.h" =20 +#include "phy-qcom-qmp-qserdes-com-v10.h" +#include "phy-qcom-qmp-qserdes-txrx-v10.h" + #include "phy-qcom-qmp-qserdes-pll.h" =20 #include "phy-qcom-qmp-pcs-v2.h" @@ -65,6 +68,8 @@ =20 #include "phy-qcom-qmp-pcs-v8_50.h" =20 +#include "phy-qcom-qmp-pcs-v10.h" + /* QPHY_SW_RESET bit */ #define SW_RESET BIT(0) /* QPHY_POWER_DOWN_CONTROL */ --=20 2.34.1