From nobody Wed Jun 17 02:57:53 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 400F62E2840 for ; Wed, 22 Apr 2026 02:05:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776823535; cv=none; b=Zj1LkIujKk5nMjhKrGbyE1ZOW0bV3F0hQo8+bFwtwO/FdDhIUskIXxmSbbBQWi8wMOJ/o4RW+W5MAc45zKDyvlNrzJaDH5Vk9NV0Q/IMHsQbUtcRNS4kVinE36GggARn2lEny0rRi/RuZ/LB9XyUpXiJa1oGU34Ctz+M7R46JTA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776823535; c=relaxed/simple; bh=5C2q6Rggmfd/2JJwxgiGLwYgn7VmHYAaeGxytzjHEh4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=PKh2vCjDXvVFFwmt7VvwKAqcUCT3ouHsU9Gm0OUAeUbvAsF7MMbv6sL/vSMcP4/BugNjuKMgL6JE1+YjWNUonxhkIxFgACJc4F9jQ2To4BAt9gAibrTuinxl+naePSgF/ckTYuQU+Ez5wC3YfW2xz1G3z0DiY/RkJyAkhVxRnhs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UKnsvfRp; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Fs8HCIXD; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UKnsvfRp"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Fs8HCIXD" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63LIZkFY2000983 for ; Wed, 22 Apr 2026 02:05:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 52+RqOz3orbefw3WyU1JbiSn5ln5+pi1k5H5bpefB5I=; b=UKnsvfRptJ0wRsXA 9GT8UwFhMeZnQDyY84eEVMbM5x/a9QOqG2Ie0nq+bPjXadFokDsQ3LvbYSI1rSmq pp1ZyQAclm4jhD6nvzOdwcBH4uHvra+5py2dC5ikldPcU3/YDxLG0hfe9Rvm1bDp tQF8Um+tuxWIzrLMBnxaBIosZwT+G3iNLESWyP7qxmsaDNSsuCfwLj1AVm+iReVV d9kYA0AJSbMT1s+3mkd7XEnXBpIZYUrh+ercp0bLB6Dktrvi424vdzxs7ogDspM9 lThCLzsRi6FwPcr8IK+bhT2QoZSkmcvaQNIrTn/XfG/KxJhrqiQAA5tZLWeCMv5x 8ONLoQ== Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dpenf97vk-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 22 Apr 2026 02:05:33 +0000 (GMT) Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-82fd55bf6cdso686072b3a.3 for ; Tue, 21 Apr 2026 19:05:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776823533; x=1777428333; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=52+RqOz3orbefw3WyU1JbiSn5ln5+pi1k5H5bpefB5I=; b=Fs8HCIXDJj/PHlGDKr4LUUKZp45DGalfKH5ZpXj4h8nthmykAcroBKbhLJXARedIAS BlxV3lmAqSGn1043EcC6fdgw9MA9+8gx9WFEZTXadDF/qpmibYPu193CRI19ZeLzsidR 31AW85GiAVby0ZW2qGYOLFedxxL/KsYDNwwrP03+DIgvcUHyN9yn0kFh61AwVT09aMMi 6f0ukFJCHIf5V3pOaE8ZluF0ENJ1Yl0UgbbI9xPo4BymyM5NRm7HYbAyh6YIpklolu72 zf/SiinOlAyKqh+Bs0jy2l88eoNOQsWVdlQwXtOFtMURm45vFi+oAxzriCZ8HgQN8EMe iinA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776823533; x=1777428333; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=52+RqOz3orbefw3WyU1JbiSn5ln5+pi1k5H5bpefB5I=; b=E44RPeQhQDvGmAyyGRHN4hv/EIZEyhuHBImXkQcAxKcUcr0RNPnCSG1Uj51XGCz2N9 zwYkrLioSvJ0DZmV6Cwc7Z5AnVdrBRz+2qBUfFMXoJ6fFD8YXE7K9+SNnoaX/6BQ/LKu Sw5iMPdV1W2MnyukwakaHPaRsC0civGiM1ggAAegMczf4NFBvmk/fBjqYa/FJacL+Zwt g/rd1q4nMxRL6UavRSAVDoD4gVcUnQBhXWhnADeN4SwKCUpiFS2/chBjz+uqHuJVZ+7e ilTwHMwg4t8Was4M2m/XK94mT4QktMJowWC836jiCD/yw1fD0P/ZDDapWhsIVdTzGKUL BuDA== X-Forwarded-Encrypted: i=1; AFNElJ+/DV70byHBiH/YdW7t+xTM/+tsNzrvwzn06hkPBXwzTcVB+fJwHIDziiVteVDKh8lcT8YaCdMo77EYStI=@vger.kernel.org X-Gm-Message-State: AOJu0Ywe+fIDy3NjAX5BvdJdaNzF+cXrtC8Z6/oJM5v5RtpYLuMI+/+A ehlp480zo7uPK6SQiONnl2mGvRXWreI8mQnm+/livaP8iurwr3JqZzH4GVMCxSAk2NxiUoRNcRH kc/JE4XRwH+Ac/lJ2v0c76u/ewMpakSi4zTc13Xjz3NZxUZGQ1JrShEkxc5DOce9iU8Y= X-Gm-Gg: AeBDieuETyFVc2mHDUz2rcg4pRHH39kFj/Na2Bcp4GSZ7HA+i2vBe24SnSErz/KI5iH 57lZeStYOw6fvGnmsQPy18PIygeW/jOuf95CsEOQ0a4MP7SskGP9/TVmn1q4PZ4Q6rKTPTDIDJA 2esLOday0Qfjpc8sEVp+fZIPe+TIt/tA8xpsW8PltiDq0PaxCNJZuckGMbDYw6sshsCqyRq4oic XSI65cXDuv9jXQhJJHS3chLnbq7prc4Vy3TR2f2IUy7wchPwX+olEFdBGdaJcES/6G906jTH5i7 C/Tz6sXrYiMfRHqpUY4jw0bNSqU9B5k+kn476/z5Hmmjd6J5ROq6z1U5pVFptt1wUdR8hyHxLJR wEkqZkBNU5XlZZG/upKhHKoJTa9jgBOKiHvOm1DqcaDLr5J8V7Y3MbUQ= X-Received: by 2002:a05:6a00:b60c:b0:82a:5d55:5807 with SMTP id d2e1a72fcca58-82f8c7cf160mr21181627b3a.6.1776823532724; Tue, 21 Apr 2026 19:05:32 -0700 (PDT) X-Received: by 2002:a05:6a00:b60c:b0:82a:5d55:5807 with SMTP id d2e1a72fcca58-82f8c7cf160mr21181578b3a.6.1776823532207; Tue, 21 Apr 2026 19:05:32 -0700 (PDT) Received: from [169.254.0.2] ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f8e981be6sm18040368b3a.9.2026.04.21.19.05.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 19:05:31 -0700 (PDT) From: Raviteja Laggyshetty Date: Wed, 22 Apr 2026 02:05:11 +0000 Subject: [PATCH 1/3] dt-bindings: interconnect: qcom,x1e80100-rpmh: add clocks property to enable QoS Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260422-x1e80100_qos-v1-1-bcc2afe4cc78@oss.qualcomm.com> References: <20260422-x1e80100_qos-v1-0-bcc2afe4cc78@oss.qualcomm.com> In-Reply-To: <20260422-x1e80100_qos-v1-0-bcc2afe4cc78@oss.qualcomm.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Rajendra Nayak , Abel Vesa , Bjorn Andersson , Konrad Dybcio , Odelu Kukatla Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Raviteja Laggyshetty X-Mailer: b4 0.15.0 X-Proofpoint-ORIG-GUID: oYg-D5ZZPYx38lRw7LGAa96GKl5ThQUS X-Authority-Analysis: v=2.4 cv=fozsol4f c=1 sm=1 tr=0 ts=69e82ced cx=c_pps a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=OrdcpLHLpR68xOABugYA:9 a=QEXdDO2ut3YA:10 a=OpyuDcXvxspvyRM73sMx:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDIyMDAxOSBTYWx0ZWRfXzF19Wlw+2S3u nj11J0GM8/uiQBwb2s1p7CnP28yunYZ2YZuooQ1PiJBgol59EbrDwVZRPaGyFgvhve+ITjgC9dG MKcvfahvxP9MSvhX8/LakqM8k/2a5YA61+gTcLVU7HEFRhzhiSAuIA3hLlIBwTL2ghrl1JFYwFM P4fXQ4KGfvsepMk30+CR6ESKdLt9a7Go2bAkmq9MWCGJI/5wpTxxyioadAyeehLqttExk9Quthy j3S95X9/UYASdmz48A2yGvfjxsxJPK6wjCiHE2ZfY3sAhgk5ceMUHALhX5lN9rfQVlWXTZhnoiv oAulB/PkuLm0Ff+chw07E2qhSeilYtMKKAIxIlisV3B+SuVaKnyJw3mdAkpay2nADo4ygb+6mXS fPwPdlfdeTNrfVLemSYOtN8rhkI5cwON/H64xXOIbBZSkXk+cTWDvkrJsjMdtXdIE2/mfO11UH6 z96HDE7weSoyg5FHZrg== X-Proofpoint-GUID: oYg-D5ZZPYx38lRw7LGAa96GKl5ThQUS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-21_03,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 malwarescore=0 clxscore=1015 adultscore=0 impostorscore=0 spamscore=0 priorityscore=1501 suspectscore=0 phishscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604220019 Some interconnect nodes on X1E80100 have QoS registers located inside a block whose interface is clock-gated. For those nodes, driver must enable the corresponding clock(s) before accessing the registers. Add the 'clocks' property so the driver can obtain and enable the required clock(s). Only interconnects that have clock-gated QoS register interface use this property; it is not applicable to all interconnect nodes. Signed-off-by: Raviteja Laggyshetty Reviewed-by: Krzysztof Kozlowski --- .../bindings/interconnect/qcom,x1e80100-rpmh.yaml | 62 ++++++++++++++++++= ++++ 1 file changed, 62 insertions(+) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,x1e80100-r= pmh.yaml b/Documentation/devicetree/bindings/interconnect/qcom,x1e80100-rpm= h.yaml index 0840b0ec6e27..27d9234bc762 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,x1e80100-rpmh.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,x1e80100-rpmh.yaml @@ -46,6 +46,10 @@ properties: reg: maxItems: 1 =20 + clocks: + minItems: 1 + maxItems: 6 + required: - compatible =20 @@ -65,6 +69,63 @@ allOf: required: - reg =20 + - if: + properties: + compatible: + contains: + enum: + - qcom,x1e80100-aggre1-noc + then: + properties: + clocks: + items: + - description: aggre UFS PHY AXI clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,x1e80100-usb-north-anoc + then: + properties: + clocks: + items: + - description: aggre USB2 PRIM AXI clock + - description: aggre USB3 MP AXI clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,x1e80100-usb-south-anoc + then: + properties: + clocks: + items: + - description: aggre USB3 PRIM AXI clock + - description: aggre USB3 SEC AXI clock + - description: aggre USB3 TERT AXI clock + - description: aggre USB4_0 AXI clock + - description: aggre USB4_1 AXI clock + - description: aggre USB4_2 AXI clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,x1e80100-aggre1-noc + - qcom,x1e80100-usb-north-anoc + - qcom,x1e80100-usb-south-anoc + then: + required: + - clocks + else: + properties: + clocks: false + unevaluatedProperties: false =20 examples: @@ -80,4 +141,5 @@ examples: reg =3D <0x016e0000 0x14400>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&gcc_aggre_ufs_phy_axi_clk>; }; --=20 2.43.0 From nobody Wed Jun 17 02:57:53 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AC7B18DB2A for ; Wed, 22 Apr 2026 02:05:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776823542; cv=none; b=hoom28umB5w0/+XJEdu4E3/Z7bCyNv7mDvRPHEAxbuCy7AIfHAv0LiIZ8iAOdOjyorGTB3icxj4u5Z8UGpxsk0oaAIbHkVBjURKZc0vV5eZgBJImsyHPHIqYA3W63li4/VS16+nrlK91q4MCDmFGJIhLI2kasqEL235FVWRm2Xs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776823542; c=relaxed/simple; bh=zU/mEB4wBQibPmjskf1RzN5YoxgiHUDlAITXqmAVj+A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YJvAdoN/R/0UgGBQiIW/SRJFkWRDSv0ox8p/2TA1L+A0LFA73PeeTY0+WzaTfQ/LSjb/0IsScz2OG21VXoMsEwtV+ykxbfv3d1ZqefXX9IH+y1Q0CxIdTPgQ9sur+vvlEfXE5SFxjBl3QFtjv+aEXTK6z0LL/TGJ40OMXjDZHac= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NM4jiT7e; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=V3djR7MZ; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NM4jiT7e"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="V3djR7MZ" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63LIZuMj727986 for ; Wed, 22 Apr 2026 02:05:39 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 9RXI1/VCdzuvdAtzCvxInSut7Y0bEXfLU9ctF87H2Qs=; b=NM4jiT7eaBekxV3F Ou6SC6kl6Nd/9WGfojAppiNjKujD8JJEbAw/i/I7ue76A+/rQbIVRRTa24dA0nCO 4egVHYvqe2XPfLKUsoD55GBENn6JPiEHUb7eviyk/vy2Ze77M+52nKO2Mj2K94Vy n8lGnLE4Kkqy2H73jGdMs/pOeK0HUMEbxgMxsnFGWL/zXcZt76PHgN2ETeRWdRSu CNGQREsm0mJhmj+cpACITCW0OLan6LMr7ydQG0M5ckewlfW0b2FfXgJ8M+5aFcH/ eWROfc0iAe+gHQHsfkxCjJs5UdkGedaxvIO8xQdUizL0VEJ8nLDQ8ug/oZqxJQm1 Z0GBkg== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dpenh96pm-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 22 Apr 2026 02:05:38 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-82f6b0a7164so6899896b3a.0 for ; Tue, 21 Apr 2026 19:05:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776823538; x=1777428338; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9RXI1/VCdzuvdAtzCvxInSut7Y0bEXfLU9ctF87H2Qs=; b=V3djR7MZqQhkBd77Ka7PyAOe9D+ohPQD0UaSBHAHe3wezI16BbsnMFNj5+6I3CzdLO NwXgPj5j7DTFh9rikcue2QiZ97/r7tAye3nGh46SWx+szZDtUl4+g3TWIwmHJeRL1R+P fcpsV+vE072AjjeeQo2r0XSYuSnvY3PHGzE8X0twdMhcLkgdy/NhKOT629WrkEUkpOb3 zo9ZLxtw924OtoVCoZcCWXM1qPPhWSnwdHRcWQ34iwUz9CeXtfYBpRgpAlnxcpPHuHnP H91J1h0zWCz7aX2EQYSaXXMi35DuvB418iFdh6tGgauZqDRLPM7cLaklF+yYWxYJGN/g 7tYQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776823538; x=1777428338; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=9RXI1/VCdzuvdAtzCvxInSut7Y0bEXfLU9ctF87H2Qs=; b=JBBY7pnN41nHNd96W8+FrgDN42ANtO3TK3GRm25NXNMi2LtAFRrLdu7xxptvSRn6Gf mOHGNXlLhoWtXwGRIPW/MJhwrUCqeW/N6mii+7w8ynWxtGZS9brHJrgsVu/EYDpf2wEd iP18VAnTB4vJ5oJYxUhIkTPOjV44oa8ErhH5Mub3ijNEA428TkkEmU2xysdIzGVnRo4w HhMP0Zcr5wPqQl+tl0XaPkE+uxvlKb/9xgK2SNprIfg/6xyUp6b9fXOP4uFQPTyRCloB K4yyVeXoAu3gRwelC+gjRf4ITCEnx+d2AD4/BOFAZ7kPK0uKLUgqvfosM0dff340sL5Z 1BHw== X-Forwarded-Encrypted: i=1; AFNElJ87aATl6lubV4l9ZAJTIEJSjNX6NapGsjLZ1T1UI/XKPKPKGQnaT00dTlkUODOamjpXyF684prg3LigMdM=@vger.kernel.org X-Gm-Message-State: AOJu0YzHkd6o0GSBPBrc8szwZ+rfSNeAyOSnAfjqNPhuYhVjzPAlv8F9 3V282TricxgY985Qtub3awJDoWlVJu/7lz2UbuCIZ5urNKgL7fD06wTlHQb9OKOGIfB4tgvrAKI iK+CsF2b8zripg1V5OM9JmxPB5NicQxXs0n31oAyzn7lKS+TPrj8vGjm6Hry+HNM4d6s= X-Gm-Gg: AeBDietfLwXLIjzKjKpqqj2586UQJb81UtH+4i1JEiX6JHwEQ3oMjH8toc/aHCtiIVz K/ErBfHHYDuTQgRyj35SoLUuPwUdxI1sCz37FOwH4GjbR96iTtuSB2EwylC7R6WddiqPsZuTqq1 LHdaNk9nJNZdkqrPL+tMOjIOGkPxxvbaP31VUATqhWKoAn4qJ0M6EcgslBGvkyo7a3Axtp7zxmr WfM+ogitPiV+uNnZb7zmQoqUJxJWW5aKG2CvwszLHpSpnRi0W6KI6k8kCo/cd1bcQPKci+mJ0tu /rH7n/xqzDuyX+ABX7BPXZRo7IZQhzA6aaBtugIMahZxaoI5j0xSISyZruzrFYdyCJuiLHr3jiO ra84Bs5qOw73gLst1aEJ+rPX3vRXd5R/TRyq5nvTpTY7ORYqRt+H4IwI= X-Received: by 2002:a05:6a00:6595:b0:82f:964c:e3d0 with SMTP id d2e1a72fcca58-82f964d0ddemr13556680b3a.39.1776823537446; Tue, 21 Apr 2026 19:05:37 -0700 (PDT) X-Received: by 2002:a05:6a00:6595:b0:82f:964c:e3d0 with SMTP id d2e1a72fcca58-82f964d0ddemr13556653b3a.39.1776823536905; Tue, 21 Apr 2026 19:05:36 -0700 (PDT) Received: from [169.254.0.2] ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f8e981be6sm18040368b3a.9.2026.04.21.19.05.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 19:05:36 -0700 (PDT) From: Raviteja Laggyshetty Date: Wed, 22 Apr 2026 02:05:12 +0000 Subject: [PATCH 2/3] interconnect: qcom: x1e80100: enable QoS configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260422-x1e80100_qos-v1-2-bcc2afe4cc78@oss.qualcomm.com> References: <20260422-x1e80100_qos-v1-0-bcc2afe4cc78@oss.qualcomm.com> In-Reply-To: <20260422-x1e80100_qos-v1-0-bcc2afe4cc78@oss.qualcomm.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Rajendra Nayak , Abel Vesa , Bjorn Andersson , Konrad Dybcio , Odelu Kukatla Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Raviteja Laggyshetty X-Mailer: b4 0.15.0 X-Authority-Analysis: v=2.4 cv=HdUkiCE8 c=1 sm=1 tr=0 ts=69e82cf2 cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=yo5WBCStKggJxw3bOVAA:9 a=QEXdDO2ut3YA:10 a=2VI0MkxyNR6bbpdq8BZq:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDIyMDAxOSBTYWx0ZWRfX3Jg4Jg/4ic6B UzuovV4Pkd5z7N1i4y/wTyhZmM94jq/PxAhfRPKhhb+Q0godnpLlqfeK7yKAPWVYDrGzAxL0eFl 9f1FpeT5PBpshRvAj/0118Atj4xjMcw1Ot8M+D51Z+k/lscqWt/3PYqQHhVpmPZyIks/rkCxYFl F3XL0wlj76a5eb3YJXQIhPQeUFpu16YJCGp76kQVhiXwky2pcxr0p2pjD4gsqKBZ1Ge0jnMwVtm yIIgbHHNo+tB3DmS0S3ToBYiPCOJAN1UOAYU3imTTbEG/GBNLybi3I/rhk91pXH+v7ajdS+JRcj +SgY++cdhSLtCpatLk7jshAWWSKBS/XUOjJ+U3CC1H7GnuYnRihLQsye8MhE1mIWcUXKKqnqj7O ZkLxz8jvHUlbfcmgOfh1v0FsHJF0oOGG21GiFz89L+Zg+ZoqWULYI6ySryoj2KNm0pIdg9wF1a8 rzfZwMlD6Xvwh3BWBQw== X-Proofpoint-ORIG-GUID: NcxGqtiWo_zU4HbJJesDnta9RIOUAlVw X-Proofpoint-GUID: NcxGqtiWo_zU4HbJJesDnta9RIOUAlVw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-21_03,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 malwarescore=0 bulkscore=0 spamscore=0 clxscore=1015 suspectscore=0 lowpriorityscore=0 adultscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604220019 Enable QoS configuration for master ports with predefined priority and urgency forwarding. Signed-off-by: Raviteja Laggyshetty Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- drivers/interconnect/qcom/x1e80100.c | 485 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 485 insertions(+) diff --git a/drivers/interconnect/qcom/x1e80100.c b/drivers/interconnect/qc= om/x1e80100.c index 2ba2823c7860..8075e0ff2059 100644 --- a/drivers/interconnect/qcom/x1e80100.c +++ b/drivers/interconnect/qcom/x1e80100.c @@ -173,6 +173,13 @@ static struct qcom_icc_node qhm_qspi =3D { .name =3D "qhm_qspi", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -181,6 +188,13 @@ static struct qcom_icc_node qhm_qup1 =3D { .name =3D "qhm_qup1", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xc000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -189,6 +203,13 @@ static struct qcom_icc_node xm_sdc4 =3D { .name =3D "xm_sdc4", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xd000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -197,6 +218,13 @@ static struct qcom_icc_node xm_ufs_mem =3D { .name =3D "xm_ufs_mem", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xe000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -205,6 +233,13 @@ static struct qcom_icc_node qhm_qup0 =3D { .name =3D "qhm_qup0", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x16000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -213,6 +248,13 @@ static struct qcom_icc_node qhm_qup2 =3D { .name =3D "qhm_qup2", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x11000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -221,6 +263,13 @@ static struct qcom_icc_node qxm_crypto =3D { .name =3D "qxm_crypto", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x12000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -237,6 +286,13 @@ static struct qcom_icc_node xm_qdss_etr_0 =3D { .name =3D "xm_qdss_etr_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x13000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -245,6 +301,13 @@ static struct qcom_icc_node xm_qdss_etr_1 =3D { .name =3D "xm_qdss_etr_1", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x14000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -253,6 +316,13 @@ static struct qcom_icc_node xm_sdc2 =3D { .name =3D "xm_sdc2", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x15000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -337,6 +407,13 @@ static struct qcom_icc_node alm_gpu_tcu =3D { .name =3D "alm_gpu_tcu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x271000 }, + .prio =3D 1, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -345,6 +422,13 @@ static struct qcom_icc_node alm_pcie_tcu =3D { .name =3D "alm_pcie_tcu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x27d000 }, + .prio =3D 3, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -353,6 +437,13 @@ static struct qcom_icc_node alm_sys_tcu =3D { .name =3D "alm_sys_tcu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x273000 }, + .prio =3D 6, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -370,6 +461,13 @@ static struct qcom_icc_node qnm_gpu =3D { .name =3D "qnm_gpu", .channels =3D 4, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 4, + .port_offsets =3D { 0x51000, 0x58000, 0xd1000, 0xd8000 }, + .prio =3D 0, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -378,6 +476,13 @@ static struct qcom_icc_node qnm_lpass =3D { .name =3D "qnm_lpass", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x275000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 3, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc, &qns_pcie }, @@ -387,6 +492,13 @@ static struct qcom_icc_node qnm_mnoc_hf =3D { .name =3D "qnm_mnoc_hf", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x53000, 0xd3000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -395,6 +507,13 @@ static struct qcom_icc_node qnm_mnoc_sf =3D { .name =3D "qnm_mnoc_sf", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x55000, 0xd5000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -403,6 +522,13 @@ static struct qcom_icc_node qnm_nsp_noc =3D { .name =3D "qnm_nsp_noc", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x57000, 0xd7000 }, + .prio =3D 0, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 3, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc, &qns_pcie }, @@ -412,6 +538,13 @@ static struct qcom_icc_node qnm_pcie =3D { .name =3D "qnm_pcie", .channels =3D 1, .buswidth =3D 64, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x277000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 2, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc }, }; @@ -420,6 +553,13 @@ static struct qcom_icc_node qnm_snoc_sf =3D { .name =3D "qnm_snoc_sf", .channels =3D 1, .buswidth =3D 64, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x27b000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 3, .link_nodes =3D { &qns_gem_noc_cnoc, &qns_llcc, &qns_pcie }, @@ -429,6 +569,13 @@ static struct qcom_icc_node xm_gic =3D { .name =3D "xm_gic", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x27f000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_llcc }, }; @@ -469,6 +616,13 @@ static struct qcom_icc_node qnm_av1_enc =3D { .name =3D "qnm_av1_enc", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2f000 }, + .prio =3D 4, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -477,6 +631,13 @@ static struct qcom_icc_node qnm_camnoc_hf =3D { .name =3D "qnm_camnoc_hf", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x28000, 0x29000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_hf }, }; @@ -485,6 +646,13 @@ static struct qcom_icc_node qnm_camnoc_icp =3D { .name =3D "qnm_camnoc_icp", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2a000 }, + .prio =3D 4, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -493,6 +661,13 @@ static struct qcom_icc_node qnm_camnoc_sf =3D { .name =3D "qnm_camnoc_sf", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x2b000, 0x2c000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -501,6 +676,13 @@ static struct qcom_icc_node qnm_eva =3D { .name =3D "qnm_eva", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x33000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -509,6 +691,13 @@ static struct qcom_icc_node qnm_mdp =3D { .name =3D "qnm_mdp", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x2d000, 0x2e000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_hf }, }; @@ -517,6 +706,13 @@ static struct qcom_icc_node qnm_video =3D { .name =3D "qnm_video", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x30000, 0x31000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -525,6 +721,13 @@ static struct qcom_icc_node qnm_video_cv_cpu =3D { .name =3D "qnm_video_cv_cpu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x32000 }, + .prio =3D 4, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -533,6 +736,13 @@ static struct qcom_icc_node qnm_video_v_cpu =3D { .name =3D "qnm_video_v_cpu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x34000 }, + .prio =3D 4, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; @@ -573,6 +783,13 @@ static struct qcom_icc_node xm_pcie_3 =3D { .name =3D "xm_pcie_3", .channels =3D 1, .buswidth =3D 64, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x7000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_north_gem_noc }, }; @@ -581,6 +798,13 @@ static struct qcom_icc_node xm_pcie_4 =3D { .name =3D "xm_pcie_4", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x8000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_north_gem_noc }, }; @@ -589,6 +813,13 @@ static struct qcom_icc_node xm_pcie_5 =3D { .name =3D "xm_pcie_5", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x9000 }, + .prio =3D 3, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_north_gem_noc }, }; @@ -597,6 +828,13 @@ static struct qcom_icc_node xm_pcie_0 =3D { .name =3D "xm_pcie_0", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x9000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_south_gem_noc }, }; @@ -605,6 +843,13 @@ static struct qcom_icc_node xm_pcie_1 =3D { .name =3D "xm_pcie_1", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xa000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_south_gem_noc }, }; @@ -613,6 +858,13 @@ static struct qcom_icc_node xm_pcie_2 =3D { .name =3D "xm_pcie_2", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_south_gem_noc }, }; @@ -621,6 +873,13 @@ static struct qcom_icc_node xm_pcie_6a =3D { .name =3D "xm_pcie_6a", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xc000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_south_gem_noc }, }; @@ -629,6 +888,13 @@ static struct qcom_icc_node xm_pcie_6b =3D { .name =3D "xm_pcie_6b", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xd000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_pcie_south_gem_noc }, }; @@ -653,6 +919,13 @@ static struct qcom_icc_node qnm_gic =3D { .name =3D "qnm_gic", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x1c000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_gemnoc_sf }, }; @@ -685,6 +958,13 @@ static struct qcom_icc_node xm_usb2_0 =3D { .name =3D "xm_usb2_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x6000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_north_snoc }, }; @@ -693,6 +973,13 @@ static struct qcom_icc_node xm_usb3_mp =3D { .name =3D "xm_usb3_mp", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x7000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_north_snoc }, }; @@ -701,6 +988,13 @@ static struct qcom_icc_node xm_usb3_0 =3D { .name =3D "xm_usb3_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xa000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_south_snoc }, }; @@ -709,6 +1003,13 @@ static struct qcom_icc_node xm_usb3_1 =3D { .name =3D "xm_usb3_1", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_south_snoc }, }; @@ -717,6 +1018,13 @@ static struct qcom_icc_node xm_usb3_2 =3D { .name =3D "xm_usb3_2", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xc000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_south_snoc }, }; @@ -725,6 +1033,13 @@ static struct qcom_icc_node xm_usb4_0 =3D { .name =3D "xm_usb4_0", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xd000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_south_snoc }, }; @@ -733,6 +1048,13 @@ static struct qcom_icc_node xm_usb4_1 =3D { .name =3D "xm_usb4_1", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xe000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_south_snoc }, }; @@ -741,6 +1063,13 @@ static struct qcom_icc_node xm_usb4_2 =3D { .name =3D "xm_usb4_2", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xf000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, .num_links =3D 1, .link_nodes =3D { &qns_aggre_usb_south_snoc }, }; @@ -1466,11 +1795,21 @@ static struct qcom_icc_node * const aggre1_noc_node= s[] =3D { [SLAVE_A1NOC_SNOC] =3D &qns_a1noc_snoc, }; =20 +static const struct regmap_config x1e80100_aggre1_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x14400, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_aggre1_noc =3D { + .config =3D &x1e80100_aggre1_noc_regmap_config, .nodes =3D aggre1_noc_nodes, .num_nodes =3D ARRAY_SIZE(aggre1_noc_nodes), .bcms =3D aggre1_noc_bcms, .num_bcms =3D ARRAY_SIZE(aggre1_noc_bcms), + .qos_requires_clocks =3D true, }; =20 static struct qcom_icc_bcm * const aggre2_noc_bcms[] =3D { @@ -1488,7 +1827,16 @@ static struct qcom_icc_node * const aggre2_noc_nodes= [] =3D { [SLAVE_A2NOC_SNOC] =3D &qns_a2noc_snoc, }; =20 +static const struct regmap_config x1e80100_aggre2_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1c400, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_aggre2_noc =3D { + .config =3D &x1e80100_aggre2_noc_regmap_config, .nodes =3D aggre2_noc_nodes, .num_nodes =3D ARRAY_SIZE(aggre2_noc_nodes), .bcms =3D aggre2_noc_bcms, @@ -1573,7 +1921,16 @@ static struct qcom_icc_node * const cnoc_cfg_nodes[]= =3D { [SLAVE_TCU] =3D &xs_sys_tcu_cfg, }; =20 +static const struct regmap_config x1e80100_cnoc_cfg_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x6600, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_cnoc_cfg =3D { + .config =3D &x1e80100_cnoc_cfg_regmap_config, .nodes =3D cnoc_cfg_nodes, .num_nodes =3D ARRAY_SIZE(cnoc_cfg_nodes), .bcms =3D cnoc_cfg_bcms, @@ -1603,7 +1960,16 @@ static struct qcom_icc_node * const cnoc_main_nodes[= ] =3D { [SLAVE_PCIE_6B] =3D &xs_pcie_6b, }; =20 +static const struct regmap_config x1e80100_cnoc_main_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x14400, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_cnoc_main =3D { + .config =3D &x1e80100_cnoc_main_regmap_config, .nodes =3D cnoc_main_nodes, .num_nodes =3D ARRAY_SIZE(cnoc_main_nodes), .bcms =3D cnoc_main_bcms, @@ -1633,7 +1999,16 @@ static struct qcom_icc_node * const gem_noc_nodes[] = =3D { [SLAVE_MEM_NOC_PCIE_SNOC] =3D &qns_pcie, }; =20 +static const struct regmap_config x1e80100_gem_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x311200, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_gem_noc =3D { + .config =3D &x1e80100_gem_noc_regmap_config, .nodes =3D gem_noc_nodes, .num_nodes =3D ARRAY_SIZE(gem_noc_nodes), .bcms =3D gem_noc_bcms, @@ -1648,7 +2023,16 @@ static struct qcom_icc_node * const lpass_ag_noc_nod= es[] =3D { [SLAVE_LPASS_GEM_NOC] =3D &qns_lpass_ag_noc_gemnoc, }; =20 +static const struct regmap_config x1e80100_lpass_ag_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xe080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_lpass_ag_noc =3D { + .config =3D &x1e80100_lpass_ag_noc_regmap_config, .nodes =3D lpass_ag_noc_nodes, .num_nodes =3D ARRAY_SIZE(lpass_ag_noc_nodes), .bcms =3D lpass_ag_noc_bcms, @@ -1664,7 +2048,16 @@ static struct qcom_icc_node * const lpass_lpiaon_noc= _nodes[] =3D { [SLAVE_LPIAON_NOC_LPASS_AG_NOC] =3D &qns_lpass_aggnoc, }; =20 +static const struct regmap_config x1e80100_lpass_lpiaon_noc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x19080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_lpass_lpiaon_noc =3D { + .config =3D &x1e80100_lpass_lpiaon_noc_regmap_config, .nodes =3D lpass_lpiaon_noc_nodes, .num_nodes =3D ARRAY_SIZE(lpass_lpiaon_noc_nodes), .bcms =3D lpass_lpiaon_noc_bcms, @@ -1679,7 +2072,16 @@ static struct qcom_icc_node * const lpass_lpicx_noc_= nodes[] =3D { [SLAVE_LPICX_NOC_LPIAON_NOC] =3D &qns_lpi_aon_noc, }; =20 +static const struct regmap_config x1e80100_lpass_lpicx_noc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x3a200, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_lpass_lpicx_noc =3D { + .config =3D &x1e80100_lpass_lpicx_noc_regmap_config, .nodes =3D lpass_lpicx_noc_nodes, .num_nodes =3D ARRAY_SIZE(lpass_lpicx_noc_nodes), .bcms =3D lpass_lpicx_noc_bcms, @@ -1724,7 +2126,16 @@ static struct qcom_icc_node * const mmss_noc_nodes[]= =3D { [SLAVE_SERVICE_MNOC] =3D &srvc_mnoc, }; =20 +static const struct regmap_config x1e80100_mmss_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x5b800, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_mmss_noc =3D { + .config =3D &x1e80100_mmss_noc_regmap_config, .nodes =3D mmss_noc_nodes, .num_nodes =3D ARRAY_SIZE(mmss_noc_nodes), .bcms =3D mmss_noc_bcms, @@ -1740,7 +2151,16 @@ static struct qcom_icc_node * const nsp_noc_nodes[] = =3D { [SLAVE_CDSP_MEM_NOC] =3D &qns_nsp_gemnoc, }; =20 +static const struct regmap_config x1e80100_nsp_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xe080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_nsp_noc =3D { + .config =3D &x1e80100_nsp_noc_regmap_config, .nodes =3D nsp_noc_nodes, .num_nodes =3D ARRAY_SIZE(nsp_noc_nodes), .bcms =3D nsp_noc_bcms, @@ -1757,7 +2177,16 @@ static struct qcom_icc_node * const pcie_center_anoc= _nodes[] =3D { [SLAVE_ANOC_PCIE_GEM_NOC] =3D &qns_pcie_mem_noc, }; =20 +static const struct regmap_config x1e80100_pcie_center_anoc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x7000, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_pcie_center_anoc =3D { + .config =3D &x1e80100_pcie_center_anoc_regmap_config, .nodes =3D pcie_center_anoc_nodes, .num_nodes =3D ARRAY_SIZE(pcie_center_anoc_nodes), .bcms =3D pcie_center_anoc_bcms, @@ -1774,7 +2203,16 @@ static struct qcom_icc_node * const pcie_north_anoc_= nodes[] =3D { [SLAVE_PCIE_NORTH] =3D &qns_pcie_north_gem_noc, }; =20 +static const struct regmap_config x1e80100_pcie_north_anoc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x9080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_pcie_north_anoc =3D { + .config =3D &x1e80100_pcie_north_anoc_regmap_config, .nodes =3D pcie_north_anoc_nodes, .num_nodes =3D ARRAY_SIZE(pcie_north_anoc_nodes), .bcms =3D pcie_north_anoc_bcms, @@ -1793,7 +2231,16 @@ static struct qcom_icc_node * const pcie_south_anoc_= nodes[] =3D { [SLAVE_PCIE_SOUTH] =3D &qns_pcie_south_gem_noc, }; =20 +static const struct regmap_config x1e80100_pcie_south_anoc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xd080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_pcie_south_anoc =3D { + .config =3D &x1e80100_pcie_south_anoc_regmap_config, .nodes =3D pcie_south_anoc_nodes, .num_nodes =3D ARRAY_SIZE(pcie_south_anoc_nodes), .bcms =3D pcie_south_anoc_bcms, @@ -1815,7 +2262,16 @@ static struct qcom_icc_node * const system_noc_nodes= [] =3D { [SLAVE_SNOC_GEM_NOC_SF] =3D &qns_gemnoc_sf, }; =20 +static const struct regmap_config x1e80100_system_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1c080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_system_noc =3D { + .config =3D &x1e80100_system_noc_regmap_config, .nodes =3D system_noc_nodes, .num_nodes =3D ARRAY_SIZE(system_noc_nodes), .bcms =3D system_noc_bcms, @@ -1831,7 +2287,16 @@ static struct qcom_icc_node * const usb_center_anoc_= nodes[] =3D { [SLAVE_USB_NOC_SNOC] =3D &qns_aggre_usb_snoc, }; =20 +static const struct regmap_config x1e80100_usb_center_anoc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x8800, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_usb_center_anoc =3D { + .config =3D &x1e80100_usb_center_anoc_regmap_config, .nodes =3D usb_center_anoc_nodes, .num_nodes =3D ARRAY_SIZE(usb_center_anoc_nodes), .bcms =3D usb_center_anoc_bcms, @@ -1847,11 +2312,21 @@ static struct qcom_icc_node * const usb_north_anoc_= nodes[] =3D { [SLAVE_AGGRE_USB_NORTH] =3D &qns_aggre_usb_north_snoc, }; =20 +static const struct regmap_config x1e80100_usb_north_anoc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x7080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_usb_north_anoc =3D { + .config =3D &x1e80100_usb_north_anoc_regmap_config, .nodes =3D usb_north_anoc_nodes, .num_nodes =3D ARRAY_SIZE(usb_north_anoc_nodes), .bcms =3D usb_north_anoc_bcms, .num_bcms =3D ARRAY_SIZE(usb_north_anoc_bcms), + .qos_requires_clocks =3D true, }; =20 static struct qcom_icc_bcm * const usb_south_anoc_bcms[] =3D { @@ -1867,11 +2342,21 @@ static struct qcom_icc_node * const usb_south_anoc_= nodes[] =3D { [SLAVE_AGGRE_USB_SOUTH] =3D &qns_aggre_usb_south_snoc, }; =20 +static const struct regmap_config x1e80100_usb_south_anoc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xf080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc x1e80100_usb_south_anoc =3D { + .config =3D &x1e80100_usb_south_anoc_regmap_config, .nodes =3D usb_south_anoc_nodes, .num_nodes =3D ARRAY_SIZE(usb_south_anoc_nodes), .bcms =3D usb_south_anoc_bcms, .num_bcms =3D ARRAY_SIZE(usb_south_anoc_bcms), + .qos_requires_clocks =3D true, }; =20 static const struct of_device_id qnoc_of_match[] =3D { --=20 2.43.0 From nobody Wed Jun 17 02:57:53 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 00A102E2840 for ; Wed, 22 Apr 2026 02:05:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776823545; cv=none; b=bCRBy+ESyD3Ta9G0hY0nsCgEME05/BE9MeeI0mhtF78NO1e25uCRnCXuiWcm7QI5Oqd0kipqAgp5FHPbLRxfuO6L6zcaQwMb+jar3iz7eCV11PKEYMaeeS84REJq5m8ks2jhL6Ykn2hBUVnBBREMxgldO7WwDQfqOjTNeqZoXf4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776823545; c=relaxed/simple; bh=/t53h29Pkj7viUxmExb0P2VDmCp1KWMxYHFdwnxPeeM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=j6QIZgYF8OvOQCa95kOgSG0UHnykWAMReLZ4Ll7f9UZs7tQfKnBOJOQrVXQapAx4XjzJ5FkTn99aEfc5eL6s/TOlp56p0HhWKl1asSYVAKMBG6qzwaOaeRYKbARqfi+NAAID2nHS9xVev6ZhACBNKgZuS2UGTNg/VrmfWLRU/Jw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HW+wvQkT; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=VPIBnuoT; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HW+wvQkT"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="VPIBnuoT" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63LIaF5b3732369 for ; Wed, 22 Apr 2026 02:05:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Amnf+ainR1CvooQB5tQswFdW/8sU8z+ZPwOSNkYwagk=; b=HW+wvQkTIDiUcqKX vMuKzspgl5pW0ZbJSaQaTnOlf5KeuloezZT5CzbREdzAhb0adhn6Ym+3wbTCnQv+ CcQAoFnoCIHKxz/PGSVcf6WcKp/HPV7rgibxkMlLLPhoeFryGRHMs7HbsX4iqKqv q3BiMGsMdJ24YZK0k1SUtnMb3AX5sppYbdQOA15QqHR/UPwKQbG7tBnpmOlUgdC1 MpEmsv0TrN6XDvxoJcCDeh1SosbTNu7Yvoxawlr20aU6wETXtvIyj7QsTphUh9Sh A5PliXOQSr4m24RtkiEZibO4kEzlAoIO7uwc9K2WVqeF7VYevQd/BO7QJc4Cxd+O Cw3Caw== Received: from mail-pf1-f197.google.com (mail-pf1-f197.google.com [209.85.210.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dpenfs5m0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 22 Apr 2026 02:05:42 +0000 (GMT) Received: by mail-pf1-f197.google.com with SMTP id d2e1a72fcca58-82f2138a9e0so2902835b3a.3 for ; Tue, 21 Apr 2026 19:05:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776823542; x=1777428342; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Amnf+ainR1CvooQB5tQswFdW/8sU8z+ZPwOSNkYwagk=; b=VPIBnuoTjdpy5V6egPYIaDW6sPGIo/EaoiDEtMTiAC85L9XHKSZan5RqBzXRVBg+VY TuEwd9JbMqojsqMikSTnqZ0GgOIRKEf8DR6dxLUlFbFJeC5bQW2A1yQtK1EkUqVNy8g+ OBGThGtI+ZkJIOEEUPGVkYqatdOReDh/OfamMbHnfcZOB3Tm2qRFjnxgIr00y8eSOjAj wuzcApPw/wmAi+i19jVRPBC022qlQXJ1GPBL4aOWbU+FNGGU1TXbM1mU5Ez1Xy3ow7B2 iM3tJH5xs2qZYC9lGE9USXhk6jTnevmoYOGAPDkzcMsIfcuVYEE8uhj6fLifrLG4DZb+ TYdg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776823542; x=1777428342; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Amnf+ainR1CvooQB5tQswFdW/8sU8z+ZPwOSNkYwagk=; b=ZY/JAoNTYE4gu4SSImFm/Xf7qbNk7kE78vXPzO/vou4TX/3R3NPFF5n8R1NNWp4fVX rgW0xyu/VhNUSku7kK3IJYLRXlmbvqfOBNogjONheXFb1r5Yc61MQ8nS8DFq4b86LIaR LtJo0STH33mJNi7o1t+J2ycX35oolsTFItfH1lkpQnfc8kloSvhR4xJTJOotdxeGCCXO gnTwPqE5AZepyBpa10Pg+NmkDbmZfSgbseDCd78/oiQcPtPy4P8GkRTftzxm6ish6oGB 0V9Gvg/ugcDAWejXxSHTCcgu4aG11LsEmmqyj0rDuh7TOc9K5ZQqQpyoKZMsydu5KpPS rc2A== X-Forwarded-Encrypted: i=1; AFNElJ/L0PU8V0NzRZVQVFYlr2ZGk14DRcl3FbZ8XcSYkj8XvaltipDYSiyR34GLIBUqqmI7/C+aC9ozfB4YcLQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yzy7rWLASocDdYs8DbE0AviLAmEsIoOOTMLmdg9O4gbPomXaYD3 HY25dSTDOpaHjl5jeZPwByC1/q+WldkJxitZ/PaumnzJKUmnSho+s9RQo9ws7qCADHl8md5LGf5 QERFng1+wVxVyE7QpHEIvkOGSssdZfbfS3qqQGcKLnncu3UTUaafMmpu7+Sz68XkoZvU= X-Gm-Gg: AeBDieviGTytw45WBy43vNuKFy1Yg1KOjFc24ZsCVsD/Sk4xlrulDgSl6Ni/fM4hf8P RSExs2xEdvwZ4Ny7HNO/kdyk3iqaPejyNZ9QYkzWjOQA7o9rDnpsPTuG3Mgi1UulxMj6xXOlh1M HTpSrvWyy62cnhdp2ZeDaQnQIRnsFclnSQzERS4oWfuBwTLyOenlyqkST8F7kCvt6qBBOJpLOYI ZkB6Z1XbaRxn5Lpm7RYEYj32EIfSWyI1qu7mrElHNGSsSjXV+Xq0anLCx+eh5D+TGS1DnGdSAwx VhAMrKbOFC2r/dTisfSoIYjQJDvbU/2IZpzJh8LpC5lkqgJHZVp9TjQywDTjb2kWNlIleCtnxe/ 6gfl0XhDPbfG+Gbn1u9xrb83W+KTKIagg8IJVaIF8gww9uZh8x3smSC8= X-Received: by 2002:a05:6a00:2d03:b0:82c:ebae:3cb with SMTP id d2e1a72fcca58-82f8c91924dmr20936851b3a.43.1776823541976; Tue, 21 Apr 2026 19:05:41 -0700 (PDT) X-Received: by 2002:a05:6a00:2d03:b0:82c:ebae:3cb with SMTP id d2e1a72fcca58-82f8c91924dmr20936809b3a.43.1776823541477; Tue, 21 Apr 2026 19:05:41 -0700 (PDT) Received: from [169.254.0.2] ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82f8e981be6sm18040368b3a.9.2026.04.21.19.05.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 19:05:41 -0700 (PDT) From: Raviteja Laggyshetty Date: Wed, 22 Apr 2026 02:05:13 +0000 Subject: [PATCH 3/3] arm64: dts: qcom: x1e80100: Add clocks for QoS configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260422-x1e80100_qos-v1-3-bcc2afe4cc78@oss.qualcomm.com> References: <20260422-x1e80100_qos-v1-0-bcc2afe4cc78@oss.qualcomm.com> In-Reply-To: <20260422-x1e80100_qos-v1-0-bcc2afe4cc78@oss.qualcomm.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Rajendra Nayak , Abel Vesa , Bjorn Andersson , Konrad Dybcio , Odelu Kukatla Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Raviteja Laggyshetty X-Mailer: b4 0.15.0 X-Proofpoint-GUID: rH7197rGXQxh-t3c9m8UrFx8ps3wolpQ X-Authority-Analysis: v=2.4 cv=YJuvDxGx c=1 sm=1 tr=0 ts=69e82cf6 cx=c_pps a=rEQLjTOiSrHUhVqRoksmgQ==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=iJbeT2h-Aok9JeJ55RIA:9 a=QEXdDO2ut3YA:10 a=2VI0MkxyNR6bbpdq8BZq:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDIyMDAxOSBTYWx0ZWRfX03sF7eLmQYtZ s1kWTFInSVfTE95qDfm+/aPQyHrjhgT9pf+4+JwRU6mtSBvMkgZqKdFxHsxehgN7maopZTeQx8q cWVnt5CW+XOUQAI69Z0M+3FHKuauq5dt2Q/mOpnoFjL5dWWJiwTEgigI2AAdu+CFRj0AvGHmmiC v0uW2YMCgCuOsUe0GeFjJZGKlG77C+8jRfToyOJFrJjOsE8dYXwSv2pYIaPze3XUpzgJ1p7xELm xEEmPEfJCSky3u8vN7rDarLQW4jVSLpJrZc8XXSutbm6yUFfJbZoRPH6NF/Ik4FspxPsV0CYN1X euhe0Rdj0cbsmrfh9TQ2Xw4ZwDceq6d4m9QrHx0XP7h0Rh+QObvdArHun5Iu6GzLDfVUiY8oJQR UukVTjXcvzw+bgmhuZh9scLd/XkxRqH9LjBY71GQ2J3cqzKKy83Yp5hzc2+8nDKnE4pCMu0T6S0 D0n05zX1elvSoCNhSJQ== X-Proofpoint-ORIG-GUID: rH7197rGXQxh-t3c9m8UrFx8ps3wolpQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-21_03,2026-04-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 lowpriorityscore=0 adultscore=0 spamscore=0 malwarescore=0 impostorscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604200000 definitions=main-2604220019 Add clocks which need to be enabled for configuring QoS on x1e80100 SoC. Signed-off-by: Raviteja Laggyshetty Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/hamoa.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/hamoa.dtsi b/arch/arm64/boot/dts/qcom= /hamoa.dtsi index 051dee076416..aa206452950c 100644 --- a/arch/arm64/boot/dts/qcom/hamoa.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa.dtsi @@ -3132,6 +3132,7 @@ aggre1_noc: interconnect@16e0000 { qcom,bcm-voters =3D <&apps_bcm_voter>; =20 #interconnect-cells =3D <2>; + clocks =3D <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>; }; =20 aggre2_noc: interconnect@1700000 { @@ -3168,6 +3169,8 @@ usb_north_anoc: interconnect@1760000 { qcom,bcm-voters =3D <&apps_bcm_voter>; =20 #interconnect-cells =3D <2>; + clocks =3D <&gcc GCC_AGGRE_USB2_PRIM_AXI_CLK>, + <&gcc GCC_AGGRE_USB3_MP_AXI_CLK>; }; =20 usb_south_anoc: interconnect@1770000 { @@ -3177,6 +3180,12 @@ usb_south_anoc: interconnect@1770000 { qcom,bcm-voters =3D <&apps_bcm_voter>; =20 #interconnect-cells =3D <2>; + clocks =3D <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>, + <&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>, + <&gcc GCC_AGGRE_USB3_TERT_AXI_CLK>, + <&gcc GCC_AGGRE_USB4_0_AXI_CLK>, + <&gcc GCC_AGGRE_USB4_1_AXI_CLK>, + <&gcc GCC_AGGRE_USB4_2_AXI_CLK>; }; =20 mmss_noc: interconnect@1780000 { --=20 2.43.0