From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2E1FB3DBD6C for ; Tue, 21 Apr 2026 20:24:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803046; cv=none; b=txges/Yh/PvCVoeJjXOSzehhZP8dZUCthh7Sx8vRLatTEOuw8+IwpZOV25WEbIp9suCzvej7knQZNll78fFUvalOgVICS+/rESK3DKMdcWkvBz6KD1PqlnHDRk3bQ23AUptDOzcFfUT2uZ6WUKZiC3C8kWTBEHawdoeBxCXrGYk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803046; c=relaxed/simple; bh=IKEL43NSinu6t7Q8gt1WDq/DxEu9a/UHjuRo8ZnIalM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=lijMR97S2j+iYIRUl0oedU/uSpE0G81qY1jJu+uWTxZjJ+po7gTr2yc/ErgK5aOBJ0K4lJndhV2pLzDrAovbrymyZ80aIDwJMXjdZTPT1EwBiH+YmZobDByIZue37MHndptc+rlfQ1VTOvX8DlRiIeCwD6MYqg8yed+XxOQC7XQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=b7iZewH4; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="b7iZewH4" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-48334ee0aeaso48254525e9.1 for ; Tue, 21 Apr 2026 13:24:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803042; x=1777407842; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=O442+Egbvi36hD3DqizBKuf/dIOz63obRWcb0/Kx/dQ=; b=b7iZewH4vxv+W+AAYekT3G+4Gpyb4MrxUzmOZgNM3lmMuMnLGHNCcC2nwqXDhDcJ8c vaopN3E1YBZRErtyL5QpqTweUe3zqaOyTd1McdXNYLxadllOavIo0rRn6MGpQCb1VG6Z D4mewAJZHFFrqF1fTFccW2So8P77pZzk0xJ/baHWbOGw50MimeQXXbG68/eTXOnegieh q4iutFE3uuUnJqXo0Zn2pYZpRJDStied5VbLdLpkrtT3mbI3z8fn/k4GxpbrGkXPZ4yM AuSBF5gF5BI7ES04HyW0JgL8DWkZECJpgC5DXbhIXMG+BinBxEg7Oq0HiWzC2tgDeVIq 6PTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803042; x=1777407842; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=O442+Egbvi36hD3DqizBKuf/dIOz63obRWcb0/Kx/dQ=; b=bgFBHbqxYRR1DOdlsEC8tbii4ndAW0iSAMvbP2TsoJJONeRwId3VnZc9KTz2k83bfW vY4Tj7ngxiElm9LJaTt46PBSI6lNmK5o1C+6q/Jd5LpNXeyuViObSEu0+n8cFCuBx1LL 8gFWlcA8xvW9vlqiGrX5m93XWvmn35t2pWlerz23sy4FP30AoYbUqKKw3MvFf3XUVY5z Ms/3ceeEynlLJ9o0eU5ThBvBt5AdQ77jskMoJEEbyFa/Pb/SG064S1sohmsSZMV5DXpF nfucd5Kl2l/2SL8EjGW/AjcbYnKVXUU7EROAx+BZ1nXmjwkrCft4itHHvt45luSVVzuB V1qg== X-Forwarded-Encrypted: i=1; AFNElJ+0Yc4I6GU4ACgKr6SjOZicf3I5M8j4kQyszQgO32CWQS6d7Z5R4PHzEw+LJTQsUufcS52Swps6TNnUCy0=@vger.kernel.org X-Gm-Message-State: AOJu0Yy5z31+8MECvuccXmHGJjKEroy//Y3cuK2/ddTzMdfGg+PJ8KhR gdtv88ll8rRNriT6IDGb9CsaAQ3D9wrJ813AxwedYxFxZ83M4HrDn8nu X-Gm-Gg: AeBDievi9Hz3MGe2EUYnx+NRKtO+ihl1jhzCb16DqMa9KJ9MK98m+jvCdbu2y5FW5Ox 2sUYMQwUqc6ibwbvbB8vVeFV7N334aKh1c9+rEVGdvSfm8a/+t+POVznQPodtCEJZ1peQEWpdch BeL0jokR2b5KOYDAYu8ZzdXzRA/HjJih2xUFKf0mxV/B3ve5HxyLk7SXXGJMxYhlJNpWCr5Jh8U 2ca0xMl9oYqjVoEqfRSma7ZUtKBZvRZq28c6WhItJfG/p5CFV0ZrWlzqF7/FqVf7GdKWeuyvbWn xSh0oxIMsPaIsLRAItRm70uiq6Wrgja8oPDrNl/cGLJg2jiFnqH47K9nL+SMubMfspXS2i05HYj vq5WbTTfWYuKFHG7LfYsDHUj7EoboEjV7S+jlhB2kalmM/bfLC0fyf5pPbpLEUibe7LnxE4RLaC ERqhovoT/M3Tq6aiF6zVwfYavSrAu47AD1ToZjtqq/oBCQ X-Received: by 2002:a05:600c:4f0c:b0:489:1c1f:35e6 with SMTP id 5b1f17b1804b1-4891c1f38c8mr160368425e9.6.1776803042257; Tue, 21 Apr 2026 13:24:02 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.23.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:01 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:09 +0300 Subject: [PATCH v5 1/8] ARM: zte: Add zx297520v3 platform support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-1-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=10856; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=IKEL43NSinu6t7Q8gt1WDq/DxEu9a/UHjuRo8ZnIalM=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zXBkQGCj7PQDDmAmvr9J3zmL6Sg29zUCGYg kWtIYN782CJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiLXwhAAm7/tP2itZti6unY8GRajuT/4E8zWmCj 3qrhvVTUHFR7q9FyUrQDhZCqWNxPd6MKpOMVhqE/CISz9kNahZsyXJdj1H1PTze9uGzMSW/rw9l QSGlBAeMgAD6FfeLgfS1krFb870af1fAitlwEGIpjaaDFFo4e0namgMbCcL9FakLwUEKzO0F7Yx Zxm8jkQkBUbrNp3JkodQBnipgaTHm24R3QslAXg7cXSOOnWQQGOFujEyA1cEFi/gEHFAjq2uTft P+OYWW2gu7B0nkdAc0ufIsVT4WU+5qx9PX39/87CzZKVXal326TB7/2U12BrCA88RA9iwRlgtEg i/4oNbvbh8pW/Fy+uUJ9mQTkkdBmuGhIQ5xOEvlI5z0Vhj+TZZrrHtvYId6PMRoEHTnmyxtfAJE JUAcUwpbmnYahkvmHzITf0zy+4pHiyE00tI9QN4vf6JLaLPJQmFTYNF1C/nGa3SGmCWYIPoN1dv aIawNhiGUTFSiq4sUB688kRrmwJQ7tyO5tBOahtVtaKu2rMZyXEgLi4jpUT7O+e/k17IMFWTl1L fghrehQVDfZGQNMyWdbZtdhv5CzjxOs7Ddz3niEDGqEvtggYwKEa5zhspf/MerEc0Wumbx+K+fT CLi0AkweVrUv47zt21v4b0h/5v1v4CDq2ParfWWhZN2b5dCF9cvk= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This SoC is used in low end LTE-to-WiFi routers, for example some D-Link DWR 932 revisions, ZTE K10, ZLT S10 4G, but also models that are branded and sold by ISPs themselves. They are widespread in Africa, China, Russia and Eastern Europe. This SoC is a relative of the zx296702 and zx296718 that had some upstream support until commit 89d4f98ae90d ("ARM: remove zte zx platform"). My eventual goal is to enable OpenWRT to run on these devices. Signed-off-by: Stefan D=C3=B6singer Reviewed-by: Linus Walleij --- Documentation/arch/arm/zte/zx297520v3.rst | 158 ++++++++++++++++++++++++++= ++++ MAINTAINERS | 4 + arch/arm/Kconfig | 2 + arch/arm/Makefile | 1 + arch/arm/mach-zte/Kconfig | 26 +++++ arch/arm/mach-zte/Makefile | 2 + arch/arm/mach-zte/zx297520v3.c | 19 ++++ 7 files changed, 212 insertions(+) diff --git a/Documentation/arch/arm/zte/zx297520v3.rst b/Documentation/arch= /arm/zte/zx297520v3.rst new file mode 100644 index 000000000000..6621ea72769f --- /dev/null +++ b/Documentation/arch/arm/zte/zx297520v3.rst @@ -0,0 +1,158 @@ +.. SPDX-License-Identifier: GPL-2.0-only + +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D +Booting Linux on ZTE zx297520v3 SoCs +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +..........................................................................= ..... + +Author: Stefan D=C3=B6singer + +Date : 27 Jan 2026 + +1. Hardware description +--------------------------- +Zx297520v3 SoCs use a 64 bit capable Cortex-A53 CPU and GICv3, although th= ey +run in arm32 mode only. The CPU has support EL3, but no hypervisor (EL2) a= nd +it seems to lack VFP and NEON. + +The SoC is used in a number of cheap LTE to WiFi routers, both battery pow= ered +MiFis and stationary CPEs. In addition to the CPU these devices usually ha= ve +64 MB Ram (although some is shared with the LTE chip), 128 MB NAND flash, = an +SDIO connected RTL8192-type Wifi chip limited to 2.4 ghz operation, USB 2, +and buttons. Devices with as low as 32 MB or as high as 128 MB ram exist, = as +do devices with 8 or 16 MB of NOR flash. + +Some devices, especially the stationary ones, have 100 mbit Ethernet and an +Ethernet switch. + +Usually the devices have LEDs for status indication, although some have SP= I or +I2C connected displays + +Some have an SD card slot. If it exists, it is a better choice for the root +file system because it easily outperforms the built-in NAND. + +The LTE interface runs on a separate DSP called ZSP880. It is probably der= ived +from LSI ZSPs and has an undocumented instruction set. The ZSP communicates +with the main CPU via SRAM and DRAM and a mailbox hardware that can genera= te +IRQs on either ends. + +There is also a Cortex M0 CPU, which is responsible for early HW initializ= ation +and starting the Cortex A53 CPU. It does not have any essential purpose on= ce +U-Boot is started. A SRAM-Based handover protocol exists to run custom cod= e on +this CPU. + +2. Booting via USB +--------------------------- + +The Boot ROM has support for booting custom code via USB. This mode can be +entered by connecting a Boot PIN to GND or by modifying the third byte on = NAND +(set it to anything other than 0x5A aka 'Z'). A free software tool to start +custom U-Boot and kernels can be found here: + +https://github.com/zx297520v3-mainline/zx297520v3-loader + +If USB download mode is entered but no boot commands are sent through USB,= the +device will proceed to boot normally after a few seconds. It is therefore +possible to enable USB boot permanently and still leave the default boot f= iles +in place. + +3. Building for built-in U-Boot +--------------------------- +The devices come with an ancient U-Boot that loads legacy uImages from NAN= D and +boots them without a chance for the user to interrupt. The images are stor= ed in +files ap_cpuap.bin and ap_recovery.bin on a jffs2 partition named imagefs, +usually mtd4. A file named "fotaflag" switches between the two modes. + +In addition to the uImage header, those files have a 384 byte signature he= ader, +which is used for authenticating the images on some devices. Most devices = have +this authentication disabled and it is enough to pad the uImage files with= 384 +zero bytes. + +Builtin U-Boot also poorly sets up the CPU. Read the next section for deta= ils +on this. It has no support for loading DTBs, so CONFIG_ARM_APPENDED_DTB is +needed. + +So to build an image that boots from NAND the following steps are necessar= y: + +1) Patch the assembly code from section 3 into arch/arm/kernel/head.S. +2) make zx29_defconfig +3) make [-j x] +4) cat arch/arm/boot/zImage arch/arm/boot/dts/zte/[device].dtb > kernel+dtb +5) mkimage -A arm -O linux -T kernel -C none -a 0x20008000 -d kernel+dtb u= img +6) dd if=3D/dev/zero bs=3D1 count=3D384 of=3Dap_recovery.bin +7) cat uimg >> ap_recovery.bin +8) Place this file onto imagefs on the device. Delete ap_cpuap.bin if the +free space is not enough. +9) Create the file fotaflag: echo -n FOTA-RECOVERY > fotaflag + +For development, booting ap_recovery.bin is recommended because the normal= boot +mode arms the watchdog before starting the kernel. + +4. CPU and GIC Setup +--------------------------- + +Generally CPU and GICv3 need to be set up according to the requirements sp= elled +out in Documentation/arch/arm64/booting.rst. For zx297520v3 this means: + +1. GICD_CTLR.DS=3D1 to disable GIC security +2. Enable access to ICC_SRE +3. Disable trapping IRQs into monitor mode +4. Configure EL2 and below to run in insecure mode. +5. Configure timer PPIs to active-low. + +The kernel sources provided by ZTE do not boot either (interrupts do not w= ork +at all). They are incomplete in other aspects too, so it is assumed that t= here +is some workaround similar to the one described in this document somewhere= in +the binary blobs. + +The assembly code below is given as an example of how to achieve this: + +``` +#include +#include +#include + +@ This allows EL1 to handle ints hat are normally handled by EL2/3. +ldr r3, =3D0xf2000000 +ldr r4, =3D(GICD_CTLR_ARE_NS | GICD_CTLR_DS) +str r4, [r3] + +cps #MON_MODE + +@ Work in non-secure physical address space: SCR_EL3.NS =3D 1. At least th= e UART +@ seems to respond only to non-secure addresses. I have taken insipiration= from +@ Raspberry pi's armstub7.S here. +@ +@ ARM docs say modify this bit in monitor mode only... +mov r3, #0x131 @ non-secure, Make F, A bits in CPSR writeable + @ Allow hypervisor call. +mcr p15, 0, r3, c1, c1, 0 + +@ AP_PPI_MODE_REG: Configure timer PPIs (10, 11, 13, 14) to active-low. +ldr r3, =3D0xF22020a8 +ldr r4, =3D0x50 +str r4, [r3] +ldr r3, =3D0xF22020ac +ldr r4, =3D0x14 +str r4, [r3] + +@ Enable EL2 access to ICC_SRE (bit 3, ICC_SRE_EL3.Enable). Enable system = reg +@ access to GICv3 registers (bit 0, ICC_SRE_EL3.SRE) for EL1 and EL3. +mrc p15, 6, r3, c12, c12, 5 @ ICC_SRE_EL3 +orr r3, #0x9 @ FIXME: No defines for SRE_EL3 va= lues? +mcr p15, 6, r3, c12, c12, 5 +mrc p15, 0, r3, c12, c12, 5 @ ICC_SRE_EL1 +orr r3, #(ICC_SRE_EL1_SRE) +mcr p15, 0, r3, c12, c12, 5 + +@ Like ICC_SRE_EL3, enable EL1 access to ICC_SRE and system register access +@ for EL2. +mrc p15, 4, r3, c12, c9, 5 @ ICC_SRE_EL2 aka ICC_HSRE +orr r3, r3, #(ICC_SRE_EL2_ENABLE | ICC_SRE_EL2_SRE) +mcr p15, 4, r3, c12, c9, 5 +isb + +@ Back to SVC mode. TODO: Doesn't safe_svcmode_maskall do this for us anyw= ay? +cps #SVC_MODE +``` diff --git a/MAINTAINERS b/MAINTAINERS index d1cc0e12fe1f..974d7a98956a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -29200,6 +29200,10 @@ F: include/linux/zswap.h F: mm/zswap.c F: tools/testing/selftests/cgroup/test_zswap.c =20 +ZX29 +M: Stefan D=C3=B6singer +F: arch/arm/mach-zte/ + SENARYTECH AUDIO CODEC DRIVER M: bo liu S: Maintained diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index ec33376f8e2b..4217ed704e48 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -464,6 +464,8 @@ source "arch/arm/mach-versatile/Kconfig" =20 source "arch/arm/mach-vt8500/Kconfig" =20 +source "arch/arm/mach-zte/Kconfig" + source "arch/arm/mach-zynq/Kconfig" =20 # ARMv7-M architecture diff --git a/arch/arm/Makefile b/arch/arm/Makefile index b7de4b6b284c..573813ef5e77 100644 --- a/arch/arm/Makefile +++ b/arch/arm/Makefile @@ -223,6 +223,7 @@ machine-$(CONFIG_ARCH_SUNXI) +=3D sunxi machine-$(CONFIG_ARCH_TEGRA) +=3D tegra machine-$(CONFIG_ARCH_U8500) +=3D ux500 machine-$(CONFIG_ARCH_VT8500) +=3D vt8500 +machine-$(CONFIG_ARCH_ZTE) +=3D zte machine-$(CONFIG_ARCH_ZYNQ) +=3D zynq machine-$(CONFIG_PLAT_VERSATILE) +=3D versatile machine-$(CONFIG_PLAT_SPEAR) +=3D spear diff --git a/arch/arm/mach-zte/Kconfig b/arch/arm/mach-zte/Kconfig new file mode 100644 index 000000000000..2e3abee94994 --- /dev/null +++ b/arch/arm/mach-zte/Kconfig @@ -0,0 +1,26 @@ +# SPDX-License-Identifier: GPL-2.0-only +menuconfig ARCH_ZTE + bool "ZTE zx family" + depends on ARCH_MULTI_V7 + help + Support for ZTE zx-based family of processors. + +if ARCH_ZTE + +config SOC_ZX297520V3 + default y if ARCH_ZTE + bool "zx297520v3" + select ARM_GIC_V3 + select ARM_AMBA + select HAVE_ARM_ARCH_TIMER + select PM_GENERIC_DOMAINS if PM + help + Support for ZTE zx297520v3 SoC. It is a single core SoC used in cheap + LTE to WiFi routers. These devices can be identified by the occurrence + of the string "zx297520v3" in the boot output and /proc/cpuinfo of + their stock firmware. + + Please read Documentation/arch/arm/zte/zx297520v3.rst on how to boot + the kernel. + +endif diff --git a/arch/arm/mach-zte/Makefile b/arch/arm/mach-zte/Makefile new file mode 100644 index 000000000000..1bfe4fddd6af --- /dev/null +++ b/arch/arm/mach-zte/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0-only +obj-$(CONFIG_SOC_ZX297520V3) +=3D zx297520v3.o diff --git a/arch/arm/mach-zte/zx297520v3.c b/arch/arm/mach-zte/zx297520v3.c new file mode 100644 index 000000000000..c11c7e836f91 --- /dev/null +++ b/arch/arm/mach-zte/zx297520v3.c @@ -0,0 +1,19 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright 2026 Stefan D=C3=B6singer + */ + +#include +#include + +#include +#include + +static const char *const zx297520v3_dt_compat[] __initconst =3D { + "zte,zx297520v3", + NULL, +}; + +DT_MACHINE_START(ZX, "ZTE zx297520v3 (Device Tree)") + .dt_compat =3D zx297520v3_dt_compat, +MACHINE_END --=20 2.53.0 From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC8A73DD530 for ; Tue, 21 Apr 2026 20:24:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803050; cv=none; b=JnmtSEpBq35TyuB7jLujgSU1ca1DcrmOD4BfmNSEvflULXyIPNrsfg1GUtmvVmMGOrZqNX9JGYDkbpI1JUAzuWE8GMj0xE6e6XqkzWDaNPEtWNivN5QvdCeUg9SeyPt6AWaQ1S/RUs7MkbRCmbHRmnHRaR7LVjKv6Kh7U4ICzJ0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803050; c=relaxed/simple; bh=Jlye14C712QdplGoRodEKGWzEzg32X0cVK6hR6vA/kQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=mxkET5HHKWpLJxarUrK/Cu8JVN55/enDMJDsq4F8UXN7siQ4+7vPEnH6WVHJ9IHoBe7YHuAvn100imLHKerr3G7zFNZG+1rHnWeLv9btpYN6Mg9IBKOGuruFYUjO+F1eyqvcChk4Ib1Cf12t702ClaUd2CZg/RtaJUZ84xuGmi0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PahTdiFP; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PahTdiFP" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-488a8ca4aadso63782895e9.3 for ; Tue, 21 Apr 2026 13:24:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803047; x=1777407847; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4tyq+WSIvSiZYRnXDISsoYSiwaAwPd9Py7g+QKilzzY=; b=PahTdiFPXJOD7Uk/JghLdr1AuieYvkB6yg5FM5DZUhovZvcvLRqnQqEq+kltSTgVkU 4VhmU3/pel68geaSZf6exKC3MLyprVD3gw0KDCuCCUc2MYzVRNzIhqq69bgabAEmMLbT JIBGrZ1EbSsTtS5tBGEeuY9oOi87f1rt51bXA0FnEJgzADK1AoflLAi3xJ7VsUmbfY+C 7m98jpeT8L4arNynXvKOgURTSU8Z8oR9X44IiMiEKIeRoqZdEFiYJjpBUYKholzDBZP8 kwB/7ogiifsawleO6Ru+J3qAODT8HGAaUwY8+RGNxwyp6LMGZn+sxDWjAMIutawpDwQd CYRA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803047; x=1777407847; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=4tyq+WSIvSiZYRnXDISsoYSiwaAwPd9Py7g+QKilzzY=; b=dQY32LYRuyvDUDgXY9QG+wLct+x/g4ifoXLD+VtEhQ39YCzvoUaKNRtzr7Q9E8mWl7 frqO0U8Wei2y4Xxdmv1AplW3ULNyre+vTD/sEG3QfBrkQ7ZTEle0/EhyR09Zt7RgbjUI EPqXKMWGkE2UnwYf1BUlWQ2dlo1J+FcwEz0aOnzMVhKzWFMRfaxGttmBz0ickrQuaSm2 HWO+YOe2FqicydAyQeggmpqVJaNbcw5mxgfinEeVod6eeeQUm2glsei0UUIb6TpqEzy2 13jk0cuu7bNsDrCUYYgM9QXfSWfitPNPH335+aQdkUgHwl55ogJcYmabl8guN/FYfOAN e+/g== X-Forwarded-Encrypted: i=1; AFNElJ83WvK1YYewNmY80iT7WD5v8CXTsaHNj2OETLJgworJ02eL27QXdL8Ewlv57TUO8XpsmjEsnr5/r1haSTw=@vger.kernel.org X-Gm-Message-State: AOJu0Yx5UuVjAF15cSXHoXXqCVZlhRuvm7v7EognznWA1RUW479W2070 G523xBnAJPKfRr2zUJG0vRH5rZNYm7x3azxStFN/XiFgTD1wpTCq8vmG X-Gm-Gg: AeBDieu6kwFmYgaUNHbQp4JwhApAo4F5lEcLlnTKwDO4SYfDB5nHHJg8p7MusZUykW/ XJvkCP8yLblSBgBdx/Mna1gHiVzEnfJwetizotCgxbAGGXM0ob1S0ea3HRexpnXGLyi3xWZ3Q+W ciDpsmqCqFCPy7AaEkjc3A/R2lqTqVVeeTD6ESwExQQD3L8JvCAmiz1izSKfkvSOxpsaglvzhK9 nXe+O4GHjsyghkeWpK9JuKpZSwXSbwuVbMxN5AKWVoTxaTJfHEGh1I+knA7RX2TcwSwAaXCe/EI Q2S5+gVhIHOWIGiJJ7nB1H5xNomOb2ZVJnaKGVF+kkpXZQD3Tap1d3/sbGh4RnQWvwMG3ENzYfE muBqAOqc6HyUkPKpT9UulhrCPauDoSRw2pxNk57Kpqrj9//K+6hnvs1aOrhyUI9PdYFu5ETTVsw Tc7lveUZrrV44J8Ex7yn4p9qczj09w9GyZTWSKhTYdGGPs X-Received: by 2002:a05:600c:c4a1:b0:488:c014:34da with SMTP id 5b1f17b1804b1-488fb77ed1bmr266248505e9.26.1776803046853; Tue, 21 Apr 2026 13:24:06 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.24.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:06 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:10 +0300 Subject: [PATCH v5 2/8] dt-bindings: arm: Add zx297520v3 board binding Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-2-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1772; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=Jlye14C712QdplGoRodEKGWzEzg32X0cVK6hR6vA/kQ=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zXs1flcrAYTX8A8SSVmUw46VloONu4/yzoj DU2Ro3rJ+GJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiJ0fg//dan3zyJHker3j2oB+GnI8v2RR/pj3Bb M5nD3DtLV7EeicFtPfD1AybCXLNNTvgSpI3LWEA3VdqjVb0GXv04GNe1nLfIfH+3uo0BAxuvsHb IF7eVJXsZPdQN+0CcUJbcLqPJdvCTF64DtM/fIzMROPOal5Fd6/swYwhiZ6bzxgWg/cN40LXUV/ CuX2z2626rg54WbMYq2bjPLaU4L8dOK8Ud+I2/9amJ7xYCzgshcgR1A3N31wdG8M1OQfrW+vStt 5sdry84nsSzwAw4/EXryotOg0OwhZH2jLPhSTEfAiM6X8Uj16EGgaZg1k53ulcVQznOV1fK9ZkJ KUBnbuMTTcOwNSgg+q8Nk8H1i0nKktEKOIpDnuYYbUxVb4MVdzV06O+L1sVXPg6WcqtcUkVLLQf JJka3ti1qfZgxGYSZEyzleI13ZioREx6LM0eAzWPPfe2H8s07+TuCuAKxLnNKnN/ou59pxg1o6q bpTqL7KEpHPJHc94tHlwT/+Yn1/9sWJAH63fNcvm9Gn0NToAXNeYruFat/PLb0X2NNCHnN0j+QA 4zDEio5Z6xql+gm7sBmCMDQCgs+QyAP9C13DA2Oc/NUmJwkZGoTTpq0jxa6B+kzOX6pk18QqiCm K6izx/bEVkn3dCRPz8nhBw5ONrHoB0z07pw09GX/yd0a/n8Etjcg= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 Add a compatible for boards based on the ZTE zx297520v3 SoC. Signed-off-by: Stefan D=C3=B6singer --- The list of devices is the devices I have access to for testing. There are many more devices based on this board and it is not always easy to identify them. Often they are sold without any branding ("4G home router") or with mobile carrier branding. --- Documentation/devicetree/bindings/arm/zte.yaml | 25 ++++++++++++++++++++++= +++ MAINTAINERS | 1 + 2 files changed, 26 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/zte.yaml b/Documentation= /devicetree/bindings/arm/zte.yaml new file mode 100644 index 000000000000..4b0d6d53402b --- /dev/null +++ b/Documentation/devicetree/bindings/arm/zte.yaml @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/zte.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ZTE zx29 + +maintainers: + - Stefan D=C3=B6singer + +properties: + $nodename: + const: "/" + compatible: + oneOf: + - items: + - enum: + - dlink,dwr932m + - hgsd,r310 + - tecno,tr118 + - zte,k10 + - const: zte,zx297520v3 + +additionalProperties: true diff --git a/MAINTAINERS b/MAINTAINERS index 974d7a98956a..bcade90ca14e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -29202,6 +29202,7 @@ F: tools/testing/selftests/cgroup/test_zswap.c =20 ZX29 M: Stefan D=C3=B6singer +F: Documentation/devicetree/bindings/arm/zte.yaml F: arch/arm/mach-zte/ =20 SENARYTECH AUDIO CODEC DRIVER --=20 2.53.0 From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CB8E3921E7 for ; Tue, 21 Apr 2026 20:24:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803054; cv=none; b=VAVV+uZloN2gbNUg+pny4MY94xGiYTBlEoP92Mbb8QyRi3E1EHh2/JXd1GcAY6UKf5wwEWDfaFG4gmhOmytJMvhimB9sVh7qiRl2M7070C+qOUzynlo6EQ5Yhjw+d0K1OoGBWYcSh3zCnmPwDTGkF3qB4snQL+LHkZ1H+WLEuO4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803054; c=relaxed/simple; bh=2yHUR7vf/4pTVAeDqwUY/lONvxGcKw5B3T7ZR8edG+4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qPjPb8P6lsTHLUg25jRwbvr/LXH7cFvqulJWyJSEgSQU5R7MD+/05F9zrbbcOicBcWNMJtTBpnNlD4cltkAjcwZwmYx8KsXqsQCgMPX9FE+h2xXlPpsU77Ea4gPhnd1bS+D5XOTCDB4VLfawp6o7Gy/3PHVV0fEQCF6c6pxP+E4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eGTGEbXL; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eGTGEbXL" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-48984d29fe3so33942565e9.0 for ; Tue, 21 Apr 2026 13:24:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803051; x=1777407851; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=+WBbGaO308OrKoNoLYMLOL+P4wfBfZBUd8DmimKDQOY=; b=eGTGEbXLgTyfaVDd3yOq57X5YIIy9wJ6Pvw9ZR09qrfztp1rP03iD8EjKH/3C4CZP+ Eq0Tqcu8ITjogCWjc5aHjqZOb2Q66XkJxpY1kmkSX6vjsgnzIF5ukMRTKG9AXjE5hKqc 4mbxpkYveueF/Wzjkps+7vLaGA1ywEQ+KHPp3k4MPFQSNScd9fG2/KBsoPtX+aZ3jSbJ 5o8nT5xQgnAyeSVC5ZRwlkrF4LZabzLQnx5GMgpe9BfHK/q/z7TDgH0zQH0FMsViuC4g cqZWwpa7R7DQ9w5DuvpkIJc1LbcBQcBfq8lJxnJevISxqWshRlcYsNmP9j6cjbRY0Fid 0xzA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803051; x=1777407851; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=+WBbGaO308OrKoNoLYMLOL+P4wfBfZBUd8DmimKDQOY=; b=WJt2OwU73eh5MRWaPD4YEl7zmn3PtVlNUKX1+AYXZxP8hwNMnRijLAbsmfSVSFZxux NpveKA1z2nHAob4RtaWTfD5Pf0IRhZ8uxqZvn9H7k7SXR32pndpGNbtrovzsAqprBrLW k2+0Tnd0JuyKB6trDMyxmqtveLyEQHS5uGsPeEea6e5ZrKId0LUIwYfAihTFBmP4t05K mnvSRnbf6QqaqkDRwqiquOqNquNXRVxmRfCfmdswocwiL0coVFLi+lPtTvsj+q2avCaI fJNyS4FqDByRh8kHjZm8Xk9Xh0hDy6JYtYyB6eD0uIfdWxa92wSNeLTTmE8vG12jeeKA wFQQ== X-Forwarded-Encrypted: i=1; AFNElJ+F72RSchwd7H5MXIKj0FSOOKS3OZ5wrvBO7mRW39zH5wbQeBIbYSh8tf1W0m1QB6HXChCOcsVo0p9bs7s=@vger.kernel.org X-Gm-Message-State: AOJu0YwDQNBeDNtzVCwGl1NQrNzn0Ibv+5TFAed+29aEetzu8HSpwl4g dBHgvWwwVXO9L+7N4x6TyFo9jJvDiLCWjZkLYf4P9sqU26BEAfGHPGtW X-Gm-Gg: AeBDietEsQiotU8OigZ3a/qVWzj4WlmSzasg3Hwwb6ge0C4qsUAE/ic7xFcvpbZ8V3s epjrsKcZuouj3eGcfAVe1NQYdjZxKZJ8RUs0No/ynn8oiJ5e3mtSqz9fZn8IL64U23EG+0pZmMM jyoZjC6Ci4c2GKGk5JIM/cX+iAxpzzkW2K85H3SorIj4S5fsLFvRd2e6rfuS7vWutRkaVEpw+vs ME9WwmkZIFDhY8HnY4TitpVxWOMeeVcxeD7uearQsHnFWQaER+S53FIEwMnQrq8V1WtbsyaEe/j 14VMRXWBU5cKc8/yREO5EIdIobutpS7hBmIYr/SWzQ1sMbvHnXqLenCqyabbThvqJAm2zQqclN8 z7DOFYD4i+Z7mhhR6nr33a6ZFnGlgdE9diz1kLIGGTu1zxbAwZ6c4JLn3F9sMZ38FyyNtrlpuUo uLOVK4mTiX+pI2sEz8jieI9g//ZxHZjjtudXlOj8TTTC07 X-Received: by 2002:a05:600c:859a:b0:48a:53ea:13eb with SMTP id 5b1f17b1804b1-48a53ea15bdmr65740525e9.5.1776803051393; Tue, 21 Apr 2026 13:24:11 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.24.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:10 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:11 +0300 Subject: [PATCH v5 3/8] ARM: dts: Add D-Link DWR-932M support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-3-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=3265; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=2yHUR7vf/4pTVAeDqwUY/lONvxGcKw5B3T7ZR8edG+4=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zXRVl1Sw1Ld+3Q+2fSkkr6eCrCMpkH3vrj5 iws4Vy7k4SJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiIVcRAAqBZ6FU4uNLKpJxvNRTWai38+QRve6ja /MNGEnjPG52ccLMGiQ88XJrzrJYJtoXoXgSOK77PjcMnqB/KnoWmUjg3Gp38WcUJk2JeRzPoBrU Dll9uopylKWmzlgFOOpZ6OPaCyvUgVDUNIhpUM3/LMvaPaLgd5qGbwy0SEweSVDg4jv/IT7cfJE slHiX3IVB5ieysWX/ifNF2WJ9LaxOXA6/x6naitX85TDKvQ/sLn6R5Cux5PZU2tWWl9+cwoFRdr BtnjYpvG1mUpMNjX2aqZQvYpwh/VT2iSC5vdBdl9EG53KXjqA9vQhIqFO++IGcXTKo/CkjdfyV1 GDotOQzrl+hZCVFQ16BLpIkNWPQ2aDnvfQd/iJtoEUnAS7UpPvOwBJy1qmkhdCndgXQcRlE3tEg 2KRjKoI9OMrx/pQrqYAF4m+1GXena6atYZtd5ri+8CKMOFfzb9Gw/WyzEAaCOobzbnLdrYuCZ6P iO1eV9RvN1DhQdG4DVOPv+ttkx9WEjdEGQsB34vmLIKmhlvz/xO5SLUl1wgzgHvSpMdaCWUrIEY zb5LNNZMzqw5stF/rEHGBxWlUBCSzP5qtIf+ZN4JU3md9M1uAawrjLbH1jRi+/wD6CROuwGY8nJ buhQyLgbBJ8oUpFSrmLqlr+Usakph9Q79+TZ15Cn/B/6/mWjjcVY= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This adds base DT definition for zx297520v3 and one board that consumes it. Signed-off-by: Stefan D=C3=B6singer --- Changes in v5: Prepend the SoC name in the device specific DTS filename. --- MAINTAINERS | 1 + arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/zte/Makefile | 3 ++ arch/arm/boot/dts/zte/zx297520v3-dlink-dwr932m.dts | 18 ++++++++++ arch/arm/boot/dts/zte/zx297520v3.dtsi | 40 ++++++++++++++++++= ++++ 5 files changed, 63 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index bcade90ca14e..f7ca0d478e81 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -29203,6 +29203,7 @@ F: tools/testing/selftests/cgroup/test_zswap.c ZX29 M: Stefan D=C3=B6singer F: Documentation/devicetree/bindings/arm/zte.yaml +F: arch/arm/boot/dts/zte F: arch/arm/mach-zte/ =20 SENARYTECH AUDIO CODEC DRIVER diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index efe38eb25301..28fba538d552 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -39,3 +39,4 @@ subdir-y +=3D unisoc subdir-y +=3D vt8500 subdir-y +=3D xen subdir-y +=3D xilinx +subdir-y +=3D zte diff --git a/arch/arm/boot/dts/zte/Makefile b/arch/arm/boot/dts/zte/Makefile new file mode 100644 index 000000000000..f052cfbd636c --- /dev/null +++ b/arch/arm/boot/dts/zte/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0-only +dtb-$(CONFIG_SOC_ZX297520V3) +=3D \ + zx297520v3-dlink-dwr932m.dtb diff --git a/arch/arm/boot/dts/zte/zx297520v3-dlink-dwr932m.dts b/arch/arm/= boot/dts/zte/zx297520v3-dlink-dwr932m.dts new file mode 100644 index 000000000000..ac20215fddef --- /dev/null +++ b/arch/arm/boot/dts/zte/zx297520v3-dlink-dwr932m.dts @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2026 Stefan D=C3=B6singer + */ + +/dts-v1/; + +#include "zx297520v3.dtsi" + +/ { + model =3D "D-Link DWR-932M"; + compatible =3D "dlink,dwr932m", "zte,zx297520v3"; + + memory@20000000 { + device_type =3D "memory"; + reg =3D <0x20000000 0x04000000>; + }; +}; diff --git a/arch/arm/boot/dts/zte/zx297520v3.dtsi b/arch/arm/boot/dts/zte/= zx297520v3.dtsi new file mode 100644 index 000000000000..0fff00f910d6 --- /dev/null +++ b/arch/arm/boot/dts/zte/zx297520v3.dtsi @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2026 Stefan D=C3=B6singer + */ + +#include + +/ { + #address-cells =3D <1>; + #size-cells =3D <1>; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0>; + }; + }; + + soc { + #address-cells =3D <1>; + #size-cells =3D <1>; + compatible =3D "simple-bus"; + interrupt-parent =3D <&gic>; + ranges; + + gic: interrupt-controller@f2000000 { + compatible =3D "arm,gic-v3"; + interrupt-controller; + #interrupt-cells =3D <3>; + #address-cells =3D <1>; + #size-cells =3D <1>; + reg =3D <0xf2000000 0x10000>, + <0xf2040000 0x20000>; + }; + }; +}; --=20 2.53.0 From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B24D83DDDC0 for ; Tue, 21 Apr 2026 20:24:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803060; cv=none; b=jYqJpyOAJV84jOPwhw1k0QwCAyXw+eGGNGFBtel49CmFZ+DWEM9vbZADrx5hG6EjW4pkRCKBufty8E6arCCNTXkCt+nJ0FC8nJHX2NgEPsbujN04CUiScot/apeqLxPRm5ZZSbnX3AVdxlgKKZzckWLlzzkItjDusIgTtV6kLmU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803060; c=relaxed/simple; bh=bcZL6JaMJmYjP1GrCucF3MvLsGgnYnN6AERlSCKFxuw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qOLi4wxmGcEKutme+061EUVHFOfvyq1eNeuVGMGPEO0fuPVkPFPldeiCqpXXbpJTW8il66GT6gJ6gqchSka9qryCzQ97xryLerD+irFIiY4vpskubTpae0TXw1XJxgoZIuds5ZM06WBZ+TDrnr/IflkMk67QJnHUKt9+tpkrfbI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=brkvMHfj; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="brkvMHfj" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-48984d29fe3so33943555e9.0 for ; Tue, 21 Apr 2026 13:24:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803056; x=1777407856; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=hrKQc7l+XFg4iIUWlxu0BOHb3VOIwsvvvVOXDcvZfFI=; b=brkvMHfjcZqDET7b79OMCFsKAy6vrP2MNCwMlRBim13ohygZMblsiu7VFSn46DCTJH FPi42AT+vi7q5tA953o9VWFwz6kvs5HLtHKuGC1DroY7zswbg5fHhGQVMgBnmdvxSYM9 EInS6nGAAnaNyq7D+/ooLAuKpDPGrrYRzzWk6aSXSMpt/Bj9TV6sUufnLB2MWyVjdp/3 WcaXgwqkW0vjLoxzC7Kjkb0OGJrmZSAWn0aB4I9+/loJ+uVZuokMK0KCq/bVJ7zLdOpz pz/updRTmYS2kqKOgOJOmj1fkIri6d6ka9SbV+Uem+4J7qy+C1/ziyX23xBZiDw78m86 xOhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803056; x=1777407856; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=hrKQc7l+XFg4iIUWlxu0BOHb3VOIwsvvvVOXDcvZfFI=; b=p6k88KgbnMzWgk5YCHS2IhbLDDNuffADjfex11XgcaXIZqp3Rk6Zd6P80HkwAH6K+M Gv5Y6G4chjLPmT9+0yhLyIqKsRLNMgmtbUMjgP8BiZpp4rZfWqyEU4dpilsK40z5ZxR0 JCg4hRsgiXx5zqJkpwZt7nUcuiDRAzSwk7+kfH161PXJt1ks70LncVnovllAJC2M6pKC Ohg4iEDElGyGFEyr+3W9JsDZspuymTreefDASijmfzVCeIurJyolwn3QLayWuzVmJlbe rMa+UTsf13dVP0VCmU+mlLFJ0aDEsk6r+T1Y5fP6PKqm9E9qIMNDSSvZqeB4gx78dd4U CcvQ== X-Forwarded-Encrypted: i=1; AFNElJ+0iG5XgaV4OYJUnsOCJseupuoED4HLVoa4tDdKAasfXRHi+cYLGzkwF6/E4lyUEOF2seEtk8n8kHl6SOU=@vger.kernel.org X-Gm-Message-State: AOJu0Yx2YcHdAN6csKYnAw4SL/775LXC81b+lJLIl+E3R1GtzcbY3qgY 2EUipAM44mf0KyphrB4F+kUfVGETnWc7C3FT1Rr8H0JEpFayM0qCKlgZ X-Gm-Gg: AeBDievJf2tcccVXMY9dF8JQDeUG5ZoQ5VoaIpFUEIqrtu6HE4zrgj+pcM/EwCVrf5W WKkOsoLyfTp7XHJoj5pTAm0FAjcc2b6q9IXjHCeDaKT1hmGZ9Vee7vxJwgn07paUZcZs4LA4Ndq dZPZH0B5Xnx58ciREiDNdxuqw0rzi6DgVZ6IsvdgmHZuUPX5U+Dw0IA3zp26soJ7L3umNWuusbL RhD1AymodOiFRu0cm+ypHwxJaSdYnDvAo6R0YCAR004damBoX9v0U0pH7azz9cuboWAdiQIuY3L kejvMzJf6gUXeZXiX0mxpvDYnvIPVGdEfSonUEbwoEbpILEUXUBsweDAeYdYBwR90S0PufuBQrO mNCMjfCUQU9HEkAAXJJ9awkdF2nxGJ72hQwDvC4/11LJifTcO51XJylubb4mhJb3eKBV+QpLDyJ JXsvfyzrcQqWmkqNkG86jZlgkn3D9yu7RzWRJwoDiEzMMq X-Received: by 2002:a05:600c:3f0c:b0:48a:563c:c8e0 with SMTP id 5b1f17b1804b1-48a563cd16bmr52543355e9.1.1776803055952; Tue, 21 Apr 2026 13:24:15 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.24.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:15 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:12 +0300 Subject: [PATCH v5 4/8] ARM: zte: Add support for zx29 low level debug Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-4-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2584; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=bcZL6JaMJmYjP1GrCucF3MvLsGgnYnN6AERlSCKFxuw=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zX4XZpqJm/bAck0HkLxUrrrjMXwXBe3jhd+ SHDrsE5S+qJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiJOKQ//cKJXPZhc6xj89Aoz835lqG/ynjMUHt6 m+E4crpk2fLayoYewo/esnT1CN+EW18PmLWs2kxLtjPm7ivJsdINaSAt512JIMU+6Lk7RBB8ebq oQJiAjOmKStP5gNkjU1Uc6Ul98pwLsp/0nypp4W5wU6txNObDrPjy0YFxviB2gmzw0Qlnz+o7QZ gP2OP5ZOgnakYatT+mw1Fp7HxBEp7DkRBlnnsYzI9mIWqlrAJrEuW178f2GPHtb7SQ9WEmRgOLJ wAuR+UDtQ9QDLSRlx5ZLPsWRMDzcPJikQrqMnPUydkKOu6N/2s8XLrQANMzUFDt/Q5IepmjVcUL R8mIvJ2+AQNHo6GJ6BKEb0z/eeKZjymfS95I9KB7dr5ZehhWMmqu5VBxCjrTkJtW0osneBBCqPJ UJLk0Air00jviSGTxAQf/WTGI+bLFD2ETmiTG/sJdmtEQdPxRjp3kuhyTLMj8rYdcpKUJ6P9Gpi OkiPaqH5p+TiWQEQNgMJI16HYEwrHAmk1GJef/Adw+PX0Vb3AI+egyO3noWsqj+3ZwIigHOg0k0 ATBaLiK0NtV1enGb6UP4wCPfXGpJZskWqSZk/2djdGBcDBhfuF1alsUWhz5wljPRhCFXFzmZ4uG NVms2xfe3dKoVbBFPyIkZi83bhOddBLuLbZUK8/QJ+sSTN9XrxEw= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This is based on the removed zx29 code. A separate (more complicated) patch will re-add the register map to the pl011 serial driver. Signed-off-by: Stefan D=C3=B6singer Reviewed-by: Linus Walleij --- I am unsure about the virtual address. It doesn't seem to matter, as long as it is a valid address. This address is based on the old removed code. Is there a rule-of-thumb physical to virtual mapping I can use to give a sensible default value? --- arch/arm/Kconfig.debug | 12 ++++++++++++ arch/arm/include/debug/pl01x.S | 7 +++++++ 2 files changed, 19 insertions(+) diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug index 366f162e147d..98d8a5a60048 100644 --- a/arch/arm/Kconfig.debug +++ b/arch/arm/Kconfig.debug @@ -1331,6 +1331,16 @@ choice This option selects UART0 on VIA/Wondermedia System-on-a-chip devices, including VT8500, WM8505, WM8650 and WM8850. =20 + config DEBUG_ZTE_ZX + bool "Kernel low-level debugging via zx29 UART" + select DEBUG_UART_PL01X + depends on ARCH_ZTE + help + Say Y here if you are enabling ZTE zx297520v3 SOC and need + debug UART support. This UART is a PL011 with different + register addresses. The UART for boot messages on zx29 boards + is usually UART1 and is operating at 921600 8N1. + config DEBUG_ZYNQ_UART0 bool "Kernel low-level debugging on Xilinx Zynq using UART0" depends on ARCH_ZYNQ @@ -1545,6 +1555,7 @@ config DEBUG_UART_8250 =20 config DEBUG_UART_PHYS hex "Physical base address of debug UART" + default 0x01408000 if DEBUG_ZTE_ZX default 0x01c28000 if DEBUG_SUNXI_UART0 default 0x01c28400 if DEBUG_SUNXI_UART1 default 0x01d0c000 if DEBUG_DAVINCI_DA8XX_UART1 @@ -1701,6 +1712,7 @@ config DEBUG_UART_VIRT default 0xf31004c0 if DEBUG_MESON_UARTAO default 0xf4090000 if DEBUG_LPC32XX default 0xf4200000 if DEBUG_GEMINI + default 0xf4708000 if DEBUG_ZTE_ZX default 0xf6200000 if DEBUG_PXA_UART1 default 0xf7000000 if DEBUG_SUN9I_UART0 default 0xf7000000 if DEBUG_S3C64XX_UART && DEBUG_S3C_UART0 diff --git a/arch/arm/include/debug/pl01x.S b/arch/arm/include/debug/pl01x.S index c7e02d0628bf..0c7bfa4c10db 100644 --- a/arch/arm/include/debug/pl01x.S +++ b/arch/arm/include/debug/pl01x.S @@ -8,6 +8,13 @@ */ #include =20 +#ifdef CONFIG_DEBUG_ZTE_ZX +#undef UART01x_DR +#undef UART01x_FR +#define UART01x_DR 0x04 +#define UART01x_FR 0x14 +#endif + #ifdef CONFIG_DEBUG_UART_PHYS .macro addruart, rp, rv, tmp ldr \rp, =3DCONFIG_DEBUG_UART_PHYS --=20 2.53.0 From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A1E63DE431 for ; Tue, 21 Apr 2026 20:24:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803063; cv=none; b=AlJ448dHgOKZYg/FEA3WYWeMJ58hqhlMFcVCVNYobGrSlAbV60HsIZd3WyxmP+oMNZX1MVLH2+tu9P8BIPBdw+TH4n5d+diHbLAqPObsg9EVJM1RgN2tqEQsBfophUrw70HLlig2rO2Qs/IoPLYpYYUR1EXWaaN6Q1g0DMW82+Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803063; c=relaxed/simple; bh=CEUKetRzVzn2Xnwq6XKvSjU6QTqMzQIFYZ7UZd5Gyq8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=F3ABxTx+072Tn7RuS1WJdY9bfpqBLJwJ/lux4uFDipE9SeSySU0DSukzlXOsJ1JwuAxMNSbAKJdTOOCiB8pfmOHGpUlVgfZeb7A+olYRz+ojRPelcwlnJiwE7vEbjinQejfgYP1QwJNmKXZfoJr1jFJJ25STtuVxKthQoGHMhGc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UDW+8n8p; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UDW+8n8p" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-488d2079582so54612355e9.2 for ; Tue, 21 Apr 2026 13:24:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803060; x=1777407860; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=EBJ+hPnmdJzo3k/g70RHgYIGur+PsmZcEVdmZLkZuHg=; b=UDW+8n8pZKTy5M5Mw+TRx1ngXKrAGqxdOSYQn1ZwnieZ2rvZbKWcAdbJPTCQfxB020 a+4vBlN4fEjR5B2DgDAA1iE2iH/9VnBD1+WXvgBwNGYCk7O194R8a5Iiw2Aoxnw8yMaP Ut13+07HlQk0JrDv2C5pB0Iwahq+NSQkpL1kFXrPvC7ceg/0ixpYzbSWPHqVPraZdKuH JLLqLVMNjCJZ/Q5re94H134pb8MBLanOLMT873G0lTpebfxjttSI4yljyFEEP/wpDr1J I+tunIrVPdl4PoFxCascWS0R+B8PDValGagLQWOyAiijEhJqWgQIYLcCITryAquLfwp3 Eqkg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803060; x=1777407860; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=EBJ+hPnmdJzo3k/g70RHgYIGur+PsmZcEVdmZLkZuHg=; b=kC4//KMKw3LJO+qnQJyl6nKG86HNb/0rAFpO4ubvYQj32Xk3PuqUdX+/xcR2+z3uCk 92T8uWyrOKWd4wPhYuTETfs98vrzo0KMlms3syoDRR0M5edCgXVyBclRYG8tevH1OqnI wMyrGgCxYkucsMAccnJbx05ob9Kt2SYxBX2C6eoZOIY5z4cZoDVmoXR4MvzR1939+dV2 Kr4vkqQ5X5LBCqlnI6ktulUrGEQUZxaNjyLMobEyOXU9zV9MGIEJclumxjIxHxG6H0J4 7Y+YsJG0+CP7sBHeOix0s28S8IMWb/j9c6gO72yfK0eo87MQK6lirzb2cOrJCu9kNEVE 4jmg== X-Forwarded-Encrypted: i=1; AFNElJ+ue0/9v4/yMM1ns6kXXG44NsyivVdahSFH1tXe6hqAhh00yn1zLVYm7Tt1WTHqoLyklThkFlA+I25LL84=@vger.kernel.org X-Gm-Message-State: AOJu0YwHLlbyRfDN8CAowO09JoKHMfrW3UvcEe9UPSnWy/ZkzsuGhjll PShmrusGXO5+9EMAQzRSBpKzmSpEAP9LJlM4vSYpqgIuRNfrkhxyCZ5c X-Gm-Gg: AeBDietONYW8jVcGP489/afhQO2E/Vx7bJ0UWv+3Vff19RcZ/gTXGv56ErLHvjzYK7h PTE5Q/VAbD/VsoGBnrUscOPIO6naH6wO38ZFao7/qUVpxt8exP5l4jzA7Sb7LpMWxBjJcIO7U+f O3fqwrc1MQzoAxUo7sy4U4h8Eq38qmz8YJESkgyoOn4Gk7ROTlqGcOJCzYxqNCcnvGFDm2PDLNn M5e9Bjm2GoanLmpS/2j1r2iOjV+QFPCZHFVzogvcQvz8i9p3hTDeVvQqPgXqe3iz/ZQd/Aefq47 12Z6us3PpC4KvgkuRPVP9eD5TjmauFDeo47outJD08/RNb+5nEy+TGZALCt0s7VRnyuSZolQrct UlusFvC8k/Df6YAN6pj5GzzTu4Cvt0c0Suhl7iCJG23/y6w4Zz38Ko2jHVHah14x1jFQMhk/sJQ 4ZEiY5cfBm5wtBYV7AxP6LtYhuDP2c/MOIN81Coa8CfjoE X-Received: by 2002:a05:600c:308a:b0:489:6c22:e081 with SMTP id 5b1f17b1804b1-4896c22e217mr83386305e9.0.1776803060488; Tue, 21 Apr 2026 13:24:20 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.24.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:20 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:13 +0300 Subject: [PATCH v5 5/8] ARM: dts: Add an armv7 timer for zx297520v3 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-5-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2135; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=CEUKetRzVzn2Xnwq6XKvSjU6QTqMzQIFYZ7UZd5Gyq8=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zXF6GMMLpNkq4WwPjAfftYcRTaZJtkuzLOe KXRFnrgIfeJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiK8xhAAldsqjYe8+3h/X86yla+u17rfI//QK+v +A4g3kwBFOtoQ4YkoXtFlmKNU60WhO3ldAyJruXz0oONJCiUGJVhQdevJ6gJgTGtbFxWrFd62OG TpeCV0pwDt69klMWhqnis/g8QTr1XydLXrExyn59UcGmkzMiT+namcriwxgM7xXxZKeDxQ9w6S/ A9+oVVuDBIfCc7ZwisT03KEmHMnhWy/mTY/9Ggzwgu23EHu63ztG+sePZ/nAI5Vqml31qmTpgox 18zynyLmwOSAvGMPGpnfI3bq2ldQwf+JsbyS1qRvI/lNXPTEG1AgIIlXgX0qF2r4ZRtV5GqByR0 QZzbBYy7jO4f6n3dEE/T+hrPGJpdv8edlkFOYbEv3Pu3+2tmCIa6dup5VjLjkLMS89ERRnvvW62 c7eWCocyYyWgow/ptUwWJ5NLIhY4XsYe67F35wFukL0irgRrfDYLaKVYNS90fEPjULHLhpYpgSn wwnlChwvKoS9BJLqY8a3cJszrQdI03ujbootk6HZVjuE15Jx7a/P470qo6sviolSF+rmWsA0iuG 7qWOhsm2ToVSrk5f47Fm0rI56oD9QDQLiJFXq2IIDYNSIol8ez7QWvqlvfiPZKeCHNVVGMQYcCt fEy9cxesmM3Pq2mT5aNKIPDB79epR6RVMymRSpe3VxKmldcfrKLU= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 The stock kernel does not use this timer, but it seems to work fine. The board has other board-specific timers that would need a driver and I see no reason to bother with them since the arm standard timer works. The caveat is the non-standard GIC setup needed to handle the timer's level-low PPI. This is the responsibility of the boot loader and documented in Documentation/arch/arm/zte/zx297520v3.rst. Signed-off-by: Stefan D=C3=B6singer --- arch/arm/boot/dts/zte/zx297520v3.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm/boot/dts/zte/zx297520v3.dtsi b/arch/arm/boot/dts/zte/= zx297520v3.dtsi index 0fff00f910d6..903050c684cb 100644 --- a/arch/arm/boot/dts/zte/zx297520v3.dtsi +++ b/arch/arm/boot/dts/zte/zx297520v3.dtsi @@ -20,6 +20,21 @@ cpu@0 { }; }; =20 + timer { + compatible =3D "arm,armv7-timer"; + interrupts =3D , + , + , + ; + clock-frequency =3D <26000000>; + interrupt-parent =3D <&gic>; + /* I don't think uboot sets CNTVOFF and the stock kernel doesn't use the + * arm timer at all. Since this is a single CPU system I don't think it + * really matters that the offset is random though. + */ + arm,cpu-registers-not-fw-configured; + }; + soc { #address-cells =3D <1>; #size-cells =3D <1>; @@ -27,6 +42,15 @@ soc { interrupt-parent =3D <&gic>; ranges; =20 + /* The GIC has a non-standard way of configuring ints between level-low/= level + * high or rising edge/falling edge at 0xf2202070 and onwards. See AP_IN= T_MODE_BASE + * and AP_PPI_MODE_REG in the ZTE kernel, although the offsets in the ke= rnel source + * seem wrong. + * + * Everything defaults to active-high/rising edge, but the timer is acti= ve-low. We + * currently rely on the boot loader to change timer IRQs to active-low = for us for + * now. + */ gic: interrupt-controller@f2000000 { compatible =3D "arm,gic-v3"; interrupt-controller; --=20 2.53.0 From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9B343DDDC4 for ; Tue, 21 Apr 2026 20:24:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803069; cv=none; b=u0PBKXEuNKA/fPFvAEu03FMT7ernEuRwb/6iyQarpl197MSAkWbSAkhcRiufRdTefy8EAKmbpBN8Vy2llmLk6WaWg0EMlTao1gv2KhhBvMjOmgXIdUTthSVGf9qcppBSbOMRV4xItHPulYuzEoivHgtaXR/ZfDFbqMAz4cLcVbQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803069; c=relaxed/simple; bh=AZZ3BtHPYsdTJleQOEnSYeQu81ZAvH9LguAUd+n0Z5M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fBFfX5J2smCBPXtH8oHod9BauM/XFHzArklsfYF1NIqRq1A+NdJcnT6sZcXkjPCQ4VmpKWCumZXOi1/NLwvTwRchApD4h2zUzesWpdnqWxK2kydOhN2c0EmFp0MLJs6waQBRq6UPkZ/2cyW2jCzckgd4WcXpCVuFSJNM09PTcww= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=pCfCnfbZ; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="pCfCnfbZ" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-48984d29fe3so33945495e9.0 for ; Tue, 21 Apr 2026 13:24:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803066; x=1777407866; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ln8CSZ8Zjp4CpkydhHUfH+wLZviy2qiJkheYqbMUKrY=; b=pCfCnfbZrfsZNX9M+IeFazTLvT6iHIEYa+XssNYKv3BEjSaHapinyV2FPgBv2K5ncy nSV6u2Y7dHXqc0/LXNN4NtEl9xBH2g7IKQH7uV/XoZIbNljJRy4syTV/lXwiAnYMyVcm 0VsMKoWvbuE7mPl7dmg+TsukyH7YHbT4xITDcwNiFo2aL0tloivkkHDEVBG/H3B7nDUR r0Q8SJP5DmapuU0pnLXvNvksgUxt9iQaMJswFmT1V7EYdAIaoiqQxa8S+/FHzHMj2en8 8G3gNmRGK6O95U867Xt0DnM5lOIL08bD2xGYDK2CxTuaYvOZE2/B38jPWrGg6ObtlBwi 0WaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803066; x=1777407866; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=ln8CSZ8Zjp4CpkydhHUfH+wLZviy2qiJkheYqbMUKrY=; b=GuxL8C5AmtZQCV7oJgjzNaLy6cyx5DAfYY87AxTf4bXqtTJtY33+x5q3gWb1Uh6MxV +Mt/G7IpZuWt8wNHtqAuK/CSpnqP8fmgXyvGgNRRvtrJgKsd+zpmBWekWAn7/+v3ew8G dkjf/l7IOcomDI9p/iRYDbpU6qaF6iFe4Dlma0eaFoArZ+eMiFX46tMv+W2Ez9xm3Kqp FFzOwSmqad2vBe+WsN8lpEUA87sR6M1XHrvx49/BZk0BAe4seWwJqO/S3/8Q1R9dXAIc wTtAl/+xW8tXBDLaD7g4KuInE5+lrb7JvgvYYQI94Q891lOdzyI7X8B4MHIMMC/QkclC rCxQ== X-Forwarded-Encrypted: i=1; AFNElJ/e/dDno5q4eOBfErY3UqczthFE/rzaREu00DzdjIXpRRxiFsiMRiuDu61yJyHhkE3eExrHeckCmCyOW1I=@vger.kernel.org X-Gm-Message-State: AOJu0YxbHHgpfoyU7U12JuyAz6vSEth/6Oi/ekTecFR8sCbBVtXulxqM kHm47+uPuODfXZnwErS4DDyaGpz9sZKiOXdcsiQYmbhvqx0CLretB4Vd X-Gm-Gg: AeBDiesz+RWc6WIRI/khtd/4kn5fPdg3miNEyaxDgBdhZbaGoA9kH2VfDg/nchYHZMG EwmGahmw5zlB3YTnF+71bmq9FnmtoSCXSQoq100moYYWyvi9lYqPx4PG6Zzy8rTqIQyCG/y96df 5tV3Owj/i8Lu7+CNkjmzy/ym2TbkZqghbfobXkeEwW2YUYoVlUFQytxin2s2HX/wWpZcBuyyWQZ 5QAU6T/kY3a9x5oW1HfXWST72hgmSZ/yo1H1upX08zWzeP+EePtEICmMdXG2Wme7ipirnImWRhM U7RejWy9OvBx+jJVkh3VnW+D2RUEzL5kVMYheSVM3B6E5zHqZVBuwhd5ZMGqRxJSgAjkBUJ20HF ddqZSESwByN53MZUoqTAl9d8klKquLxJfVKMSLwnMqxINFLwq9gAeWSIQK0ND7C+s5wadXI379O zcU4itwF8UQz1sh/KTLCGg3XdVyihW49W5errLRR9DhxC+HTieEBBEp28= X-Received: by 2002:a05:600c:1554:b0:488:9bf8:7f17 with SMTP id 5b1f17b1804b1-488fb77810bmr289995225e9.14.1776803066229; Tue, 21 Apr 2026 13:24:26 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.24.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:25 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:14 +0300 Subject: [PATCH v5 6/8] amba/serial: amba-pl011: Bring back zx29 UART support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-6-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2201; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=AZZ3BtHPYsdTJleQOEnSYeQu81ZAvH9LguAUd+n0Z5M=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zXHYk8QOPpNQCe1Wwk6mIgsZ2Nv+zsJP4PY KWIaQ2iFOCJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiKiQg//Zn2a8aaTZQuSyt4cwOh54RlDf15xzdQ txtA7aqXssFF/JqZI7GOWW8JhQFJ7mudZDNWHj53GnkJ+N0efuz+vAmSSM0WzemjCIOv/AjnQfs xM1HLgxBUk+iNuV1IhoEZXRAYHi9kPaZTyIVWJwOSaTK1p25+oHaarMzaw0ha2iuHPDm85HX8Qc pjo7Z4HI7M1cBoHAtMUZNQl1wX+H7QACSGNczRRSUrzBm3N2eieQDrp7LGTCwMKKkKVqQ9EQmSR 2RhVVi4qrzczHyTKhay88YorRUM7oMQBMfmtZ99qfNFpOjEG9P7f8pXklKuvIrDLW33fof3b54U ScQCF5mFC91rEKZFKsUyrK9inaaVV2+BcnvGsvC6uAnR27SNUYupEWKDo1LfFyKwgIc6uYWcfHN ATJP3//SliWsOvAaJOt83pn9Ehw1MiyPRjXpP+bCJFiIzzy148+Xrxu1pcBoE2PVa5OH+uuRXeu dyRui4+9dHU3z1/VY7Bq3GelKMFweEu9+TtAUquxeD//hrOfjKwo+TU94YQxI69V6fGUFm1bp5F yFhtFMKOnxda5r5rQW0WMIKcpI9B3i1kWlysqUnppG2Es8v1fSopis5Rq4jfkBCi6RTgW4gA6MV vSbrrsbXxHTulM9noIeSe9O+3MpHrqXMbGmrnpaBcFBQvEultgIE= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This is based on code removed in commit 89d4f98ae90d ("ARM: remove zte zx platform"). I did not bring back the zx29-uart .compatible as the arm,primecell-periphid does the job. Signed-off-by: Stefan D=C3=B6singer Reviewed-by: Linus Walleij --- Changes since v4: Use ZTE's JEDEC ID instead of 0xfe for the DT-Provided AMBA ID. --- drivers/tty/serial/amba-pl011.c | 42 +++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 42 insertions(+) diff --git a/drivers/tty/serial/amba-pl011.c b/drivers/tty/serial/amba-pl01= 1.c index 7f17d288c807..f24cc403d9e0 100644 --- a/drivers/tty/serial/amba-pl011.c +++ b/drivers/tty/serial/amba-pl011.c @@ -216,6 +216,38 @@ static struct vendor_data vendor_st =3D { .get_fifosize =3D get_fifosize_st, }; =20 +static const u16 pl011_zte_offsets[REG_ARRAY_SIZE] =3D { + [REG_DR] =3D ZX_UART011_DR, + [REG_FR] =3D ZX_UART011_FR, + [REG_LCRH_RX] =3D ZX_UART011_LCRH, + [REG_LCRH_TX] =3D ZX_UART011_LCRH, + [REG_IBRD] =3D ZX_UART011_IBRD, + [REG_FBRD] =3D ZX_UART011_FBRD, + [REG_CR] =3D ZX_UART011_CR, + [REG_IFLS] =3D ZX_UART011_IFLS, + [REG_IMSC] =3D ZX_UART011_IMSC, + [REG_RIS] =3D ZX_UART011_RIS, + [REG_MIS] =3D ZX_UART011_MIS, + [REG_ICR] =3D ZX_UART011_ICR, + [REG_DMACR] =3D ZX_UART011_DMACR, +}; + +static unsigned int get_fifosize_zte(struct amba_device *dev) +{ + return 16; +} + +static struct vendor_data vendor_zte =3D { + .reg_offset =3D pl011_zte_offsets, + .access_32b =3D true, + .ifls =3D UART011_IFLS_RX4_8 | UART011_IFLS_TX4_8, + .fr_busy =3D ZX_UART01x_FR_BUSY, + .fr_dsr =3D ZX_UART01x_FR_DSR, + .fr_cts =3D ZX_UART01x_FR_CTS, + .fr_ri =3D ZX_UART011_FR_RI, + .get_fifosize =3D get_fifosize_zte, +}; + /* Deals with DMA transactions */ =20 struct pl011_dmabuf { @@ -3081,6 +3113,16 @@ static const struct amba_id pl011_ids[] =3D { .mask =3D 0x00ffffff, .data =3D &vendor_st, }, + { + /* This is an invented ID. The actual hardware that contains + * these ZTE UARTs (zx29 boards) has no AMBA PIDs stored. ZTE + * JEDEC ID (ignoring banks) and the "011" part number as used + * by ARM. + */ + .id =3D 0x0008c011, + .mask =3D 0x000fffff, + .data =3D &vendor_zte, + }, { 0, 0 }, }; =20 --=20 2.53.0 From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E1A433DDDCD for ; Tue, 21 Apr 2026 20:24:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803075; cv=none; b=Sq00FzrrZhpocO62aaET3ngrrGcwH7uzTu80UL+M8Popv2dADlGz+i1fvk85tYFfJf8F4NrAal5vf/fujwDp9j/NFQqyTd98iKn011OP/7QoYtXeH39XsJuBbUh80jl722IAXAjMcYSHqrr64n+UoK+yQdWP76GHfLOYZweJbHo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803075; c=relaxed/simple; bh=+LNOv45vrQbMiDCXtxIdZ1Z4wULCgyg45rbtYEUkz2k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XMGXiTO8rHJvou6NWlKUSoakLasr+KoRAx9OqeCKncfvDUeQfWT4Qrb9DhYyk0hTjeixUzqQJzmOflMjp2Z6xb2yuiKXbNqqqrW9+GHK1Lodldd+Hy0dlXOEv8dxcu/Cl0ePK4cpNFLxvQwdAp/A/ijUZDazJ4gIuhJ4LPVLU1g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=phOmhqZv; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="phOmhqZv" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-4891e5b9c1fso26063195e9.2 for ; Tue, 21 Apr 2026 13:24:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803071; x=1777407871; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=prSl3YomUAP/O+c4YIncfvP9MWtenSiESKpVMQ4hE6Q=; b=phOmhqZvRNW3/gvKWq3/PhaBaw0k142a764RBetik1hf+7yQ9283sqgnbursCsNBYM ifasrsYk3eHbmCgFiGf1SdPUBItOp1a5J2F7951CTd4l0vb4vrNBrlfqbQsGhR7Xd2Qb N4dXl08iKTGYpEBA2z03Oay4nFNWny1xGhF2PwDzCLzK5Ni4BAfbhucwphehzCM5Xles gs7YsXVeu9bEGOB3nVgbtnjUkKi3NMcFVEY0SifqGzEMSc/OIS8n3E3QW6h+arTtoWfe QAm6WXMFfwB6wGRESLuQWSsgQNddncBlyeeeOfbgeuZMC5DVrwNf6kNChH27ZYMSyunQ vlwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803071; x=1777407871; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=prSl3YomUAP/O+c4YIncfvP9MWtenSiESKpVMQ4hE6Q=; b=C4z+/NvSk0SU+D4nWv0qEqJWkiz1spQD6J0mEdniFR7JMtorLJLEWElLEMfQoKLoVZ Lrb2fmpv0l5UXh6BgpQhCQ6UexU43RRdfZZ4HEectQDd5CAek/rQWl6Dgtwxx5/dR1rq J/wbt3P2LpEa/ctRMb338e/FWBHKNEQTTTU5criMnqtwAcXiBJQmfqTclLcQYmBj3oqk jF27pHudbSp+sl47GBza4enKJkw7/NVQ1zoHhf0buD7ukulgaHudWWC/CGeYPijLOWl5 0qwa6E5wCbrs9oU/Rf9kgiHu53lI0qcLlqFFcLCLON46R+Zmmo8KO0wJG/uPl20DzDA9 TROg== X-Forwarded-Encrypted: i=1; AFNElJ8VWjQaDIkbuvSo6PvJh2nvilFccMH3Lh8iVG1rH0F0SifOATZuS+82rBr1moNjvhoB0xq4lY+sLgkxyO0=@vger.kernel.org X-Gm-Message-State: AOJu0Yyko44mzMZsmo9F0JRZFugKvl4VLomeGGr1OBPleEDkelVp5tGY wZzvG6NIqjlUqD8v7Ju6xiRNMh9mrGIrr+dLwBQCgf4LW8jQn+YWOlqP X-Gm-Gg: AeBDievAdqBpsWQyeCBusKlosUecJTSs0RyhHqsEDvd4qcwAoMYtSXAmR2SZt5NOp4r Us1+sso/N/5wlIUspFHdTT7Zgry71vknI8XQyy5FvzMcqiCCNogwl7eQN9G96gVB/vreLwjNvjq 3jV9a+e0wWn0QLxqTi6GfeCO2YmQ0spKQCoGEX3JuP8PqXZWfbt4dF9kVoWVz7/NFtfEq0Gp40O /DEJRFhVl8Dew1M+LW0rnOkdkjwsElkJNJIoFVybaHSA6GlTny6Rnu9xCbjXr6yao/W3JHCf6mR 2m2/W9bTdtp3goCbk1aD2BAdWKyo5jiuDsPWwo4ybSCyCdfztdfKE1fP5H+0g7D6DvpY5gAU5Kg U844F7/8VJhQ0XghI6rMMTCAVfczmoF9P7qZ9OLluE1BGj4WiijxFpLjpPDsNogT/P8gWq/ZHUt uyqD0Qu0x8aMa+mUQepxbWGMK8QHo1RS0Jzhg9NP7UqhQV X-Received: by 2002:a05:600c:c0c8:b0:488:a824:fe04 with SMTP id 5b1f17b1804b1-488fb787bfdmr213701545e9.26.1776803071290; Tue, 21 Apr 2026 13:24:31 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.24.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:30 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:15 +0300 Subject: [PATCH v5 7/8] ARM: dts: Declare UARTs on zx297520v3 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-7-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2509; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=+LNOv45vrQbMiDCXtxIdZ1Z4wULCgyg45rbtYEUkz2k=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zXfrQzEUhybTMkuA5I94/3Ymni5D6AUZPwC aINr5DnuqWJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiIQLBAAh13d/JcWPxwb69Uu73n5XpfiUQ8mnSS jTntxCjqPXK4oMz2E6WWElqupU9dACH3H2OwKhUt4gX31WdDFm5uhI/zaXfY0IinGaI3Zvm8nVJ ySf/MATiAvZ4zlu1Y0SrQIcYLGtu+/ZNa+C3OziXKgQndPs9pHGQgrcQi5WSYoGYGIugmEUJgza 9xgnC6N81uTZ5JHFF5AO43J4EpHi/sdgcMzh1HW93NAmKbMfdJA7eRyj70Qg8sOU0DSMrLY6gYl WGEfZ1JdnKuGovZpgCzN6bjOPUpS86gq+1sm1S5uUkQdrsYkDHYjD5qYcYOVw0P5/92/ZExfaTh wTPr1DzMeIMN4hJqcRwbK4mPrMosRnfPnvf8Rm5bPP4BAZZUIsKacTAYBMCTmB0Y/uywOsbFyul bFEZBPdT+6FiGmozmvdzRVcsaKI4Mt82WstZTJPzzxKiESlehgZ41wwJuzydwGe+foprt+IW/+U guJu8ff/D6qrdW/2jM1BxM2amnNfJYj8huLkoeK0iOFVNVCWKGu/Sh3/wBe4dP8pgQXeeZ/ZTzx cfRPkEnGBQ8vu3E8D7uEWyf8hK/eXqD9WLskT5FpXn/vHz8sVZWuc5IjMf2c+w1bAdrKAEiTGQR GIcqUtRIb31dHmISZVwQ6G0hrTHPM99QmoF5IvKMQGWRREWSsPOI= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 Signed-off-by: Stefan D=C3=B6singer --- Changes since v4: * Declare all uarts * Remove the UART aliases for now. I can revisit this when I get my hands on a board that exposes two UARTs. --- arch/arm/boot/dts/zte/zx297520v3-dlink-dwr932m.dts | 4 +++ arch/arm/boot/dts/zte/zx297520v3.dtsi | 39 ++++++++++++++++++= ++++ 2 files changed, 43 insertions(+) diff --git a/arch/arm/boot/dts/zte/zx297520v3-dlink-dwr932m.dts b/arch/arm/= boot/dts/zte/zx297520v3-dlink-dwr932m.dts index ac20215fddef..1700f46aba86 100644 --- a/arch/arm/boot/dts/zte/zx297520v3-dlink-dwr932m.dts +++ b/arch/arm/boot/dts/zte/zx297520v3-dlink-dwr932m.dts @@ -16,3 +16,7 @@ memory@20000000 { reg =3D <0x20000000 0x04000000>; }; }; + +&uart1 { + status =3D "okay"; +}; diff --git a/arch/arm/boot/dts/zte/zx297520v3.dtsi b/arch/arm/boot/dts/zte/= zx297520v3.dtsi index 903050c684cb..ca65797ed926 100644 --- a/arch/arm/boot/dts/zte/zx297520v3.dtsi +++ b/arch/arm/boot/dts/zte/zx297520v3.dtsi @@ -20,6 +20,15 @@ cpu@0 { }; }; =20 + /* Base bus clock and default for the UART. It will be replaced once a cl= ock driver has + * been added. + */ + uartclk: uartclk: uartclk-26000000 { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <26000000>; + }; + timer { compatible =3D "arm,armv7-timer"; interrupts =3D , @@ -60,5 +69,35 @@ gic: interrupt-controller@f2000000 { reg =3D <0xf2000000 0x10000>, <0xf2040000 0x20000>; }; + + uart0: serial@131000 { + compatible =3D "arm,primecell"; + arm,primecell-periphid =3D <0x0018c011>; + reg =3D <0x00131000 0x1000>; + interrupts =3D ; + clocks =3D <&uartclk>, <&uartclk>; + clock-names =3D "uartclk", "apb_pclk"; + status =3D "disabled"; + }; + + uart1: serial@1408000 { + compatible =3D "arm,pl011", "arm,primecell"; + arm,primecell-periphid =3D <0x0018c011>; + reg =3D <0x01408000 0x1000>; + interrupts =3D ; + clocks =3D <&uartclk>, <&uartclk>; + clock-names =3D "uartclk", "apb_pclk"; + status =3D "disabled"; + }; + + uart2: serial@140d000 { + compatible =3D "arm,primecell"; + arm,primecell-periphid =3D <0x0018c011>; + reg =3D <0x0140d000 0x1000>; + interrupts =3D ; + clocks =3D <&uartclk>, <&uartclk>; + clock-names =3D "uartclk", "apb_pclk"; + status =3D "disabled"; + }; }; }; --=20 2.53.0 From nobody Wed Jun 17 02:49:25 2026 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B78B3DEAF2 for ; Tue, 21 Apr 2026 20:24:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803079; cv=none; b=JPmFU0nFsmw27hTGQb542DI436lVSCGcyqzt8AF8xUh7Ns2RblHwZg3ltulgNp4ot7xv42OnNlojPT39BNZ/IUoL5CDZNqHX6J6Pl947JulpBGTksN9TtQ4V1mZBRUGzjnCJPYgflUiYJHeq5AHY/Pe0lMaQcYX7m0LtXkZkP5c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776803079; c=relaxed/simple; bh=JKyBYy0ZVb6KOG4qaXsDDYoua79I9QXXZhqASx+hdt4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LSpI1z5LvYoHxcx+SjVh7OUpATQeAoqJRp1jUfooyS00X3aYIZuaF1pYOpsJ37W7ccYixz+9gawiKYAI5gjhBNpisHt5s1cOEs5X+8UrCmAPnLF9q6jUP6keJboYwAGWR7Yi6j4XbKhfZ1t1onm/76OJywWbfklbWuk9icLN6YQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=PZvRaH7U; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PZvRaH7U" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-43fe608cb92so3266679f8f.2 for ; Tue, 21 Apr 2026 13:24:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776803076; x=1777407876; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=44WhVXZvjCMS4S4DPww0qJ5SDrGxnVaZzuAI8zkpcIo=; b=PZvRaH7UKY74vnuvMushXEuI3LObwz8j0Zug5v+Auv+2Ijs4qH/K+GfNaOxggj72h1 0NICWHh9lnCJiPbeSp6cKg1Gt0ikxXMu9DO0xbSa5ar8PO2d+SabMGgXqktxEfrOkT8D 7/a6w8CdFoal4gJzWt2C+9n6XmK9gxMJyc4fCv+ngwHX1qZkhR2QePZ9znzGaCV+JE5R w+Jyx7yz/YOYNG0XDFdL8IMGp0gXQ4Xwiwq1T7TkS10WEgPEKYlVDadwP30QGUFTvJAD Mk6CYf8ZMJk9xTjCkHyAJj6pYrSMi3ibMTxVipnhcWoFgpzLUIDl2N+kQWdQLf1ilqTc Lp2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776803076; x=1777407876; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=44WhVXZvjCMS4S4DPww0qJ5SDrGxnVaZzuAI8zkpcIo=; b=NmlXltcMGRY2csX+C2zI5FycBNgDwvfHf5FJXNlCNsZC/JbkiWSi9PtUMZAPv+D3zV 1Cupwoyi5ONcM1+lcG13zp7lpR9+RTcNd3Wr5/LByQeVVY+e1+2eUvRT5AtzFzrZQuh/ 9JaMtXApVPQCDHgTTIOOYbUjqcNcXf4oswhf5Z3yfoyrUXp7Pr32/oI0A8LPvT5iAcPy 8zUS1cfQhfeVHr97NQdBwLqbdhVEyTwLk7Hj8PfB4iWL74L/Kz8a/L3rxxTBeqzrklSo 1Fy/GJ8gJyA0XjfgI4wP/34dPegM7MqSaranOvJbfAS91WZJ4Y/nqXKsZ0znVgoQ89f4 XdbQ== X-Forwarded-Encrypted: i=1; AFNElJ+di8Tw1NKAkK3dNoYYLN3lIUlnwF7C4Os8g6ewQxHzy4motR24nFS1TE5cy7K92L1Kmo+qmXqsnjk7q9U=@vger.kernel.org X-Gm-Message-State: AOJu0YwjsCYODDyYdk2Dm/dPWSCl+F74syDp8tAy9mLEX/R9QHuyhRt+ 8M4vi5JzXiqGNyINdNAiG7X9HaXS6J5fUR545CB79qh9jzP8lqOU/6S5 X-Gm-Gg: AeBDievut8qQfAuvRKjbKpjha+hazcTrAgPA2ABoxCfZ4HHmHrAenVKiZdbeqdc0Bn6 glsCXY0buP1pvCux7lsAumwtbRg2V6iuDSfU/BVmYQdLLZ0h6ZmOAVIg5EyvUaTrXRGPrd28I0H 5zyu0sgOBQgikDXfv0NlKTYWReApj3kEFfhzjUrujizLvAAmUTJ2xAitAsbGIfA7Sta5E+OF06g SjS1PV7S0HZHa70a5G+8aQV9laltTAJiENVE7w7jz4Y62BijvrmGgvfA07Vp5y3hfpuEpOBfc1O RDAcLG2kQvL31vAJGNsnOo9QKVX8odbp+P5ZGYx7Z2xpzG8rupdexRj55YEBKyzgbrx1A9gQTEj cE+LI2zexmgAzgmCX6Nrg7oUhYeXSd3+yvxEVmbCDryIsMIOt/BwZBsCo1Aq3TWy1Eo1H26SmXc fU3ixzjfqSS8jsG28jfD+bpBoGGxzZMuWLPDy4T39ZxmEy X-Received: by 2002:a05:600c:3150:b0:480:3ad0:93bf with SMTP id 5b1f17b1804b1-488fb7930famr289331985e9.24.1776803075829; Tue, 21 Apr 2026 13:24:35 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.85]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488fc0f82bbsm655989805e9.3.2026.04.21.13.24.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Apr 2026 13:24:35 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Tue, 21 Apr 2026 23:23:16 +0300 Subject: [PATCH v5 8/8] ARM: defconfig: Add a zx29 defconfig file Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260421-send-v5-8-ace038e63515@gmail.com> References: <20260421-send-v5-0-ace038e63515@gmail.com> In-Reply-To: <20260421-send-v5-0-ace038e63515@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2988; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=JKyBYy0ZVb6KOG4qaXsDDYoua79I9QXXZhqASx+hdt4=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp59zXRxxeM3L6LvFEMDOBnIMJkPxSOas2y9Hdv YIpcJkPyi2JAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaefc1xsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiLiQBAAiaNU2eJnnUvEamsnIJPjVgniN25uL7S Yz5non9ycX+C5T/F5q/bvsnDlJnrp67/GJdSQV/6xw51Wbf76xQKhVCWDajplvbXeoRwEVAXm/z bNEXRIrKGFwCpfzOWEeeV5YKbTOvanUR8ihbUD/yyC5v0o8FjKPE1dlQLjKXXpFxe87lGLqMIQv 8b5qZZQ7TkXTXRUJF+ewbW0+R+a2DngtivcmR/gyiYp72726qmz8vPgc3FJCRAfikX8CqFDV4BW QRGrbyhs1vGvmK1K0dIlozq300idh70L2qHfXaIcJyIsAUYVoEmgX3FEoo93hjLzYDt1+/lVM6o jhv0NYcLZY7IlgEqXcwVt5/3qI0CanPXu+Gpt0TeadNgb6bqLFqqHZ0F5OiOI3AbksJtM6SvTR3 ikgM2RCl+rRsSFm4wj/FrVWP1UUikjbhsZVOdQvG31kpNXH+8ZNikjOjbDHzqhpg9e3IyQ58Zc0 NMO2ZT0kLeKpRgZLm0f6SHN+1iQeONIkpMVicPQ6lDnmG0B6/F2IhtMQezweQeNFBZPpdsuCuO1 tydkNzBBPsH/0bd3Ln/4D1lWz5tCnU4UBHva87yQuhrCkbdthOv7M9YjQpj94glLXh5ODR4iLFl CZ4xgNN2zsYRGwj6oc8p7fs45yQLWU/ebZ3Fggnl2Wztnt11p1v4= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This enables existing drivers that already are (UART) or will be (USB, GPIO) necessary to operate this board even if they aren't declared in the DTS yet. Signed-off-by: Stefan D=C3=B6singer --- arch/arm/configs/zx29_defconfig | 89 +++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 89 insertions(+) diff --git a/arch/arm/configs/zx29_defconfig b/arch/arm/configs/zx29_defcon= fig new file mode 100644 index 000000000000..a78decd1d525 --- /dev/null +++ b/arch/arm/configs/zx29_defconfig @@ -0,0 +1,89 @@ +CONFIG_SYSVIPC=3Dy +CONFIG_BLK_DEV_INITRD=3Dy +# CONFIG_RD_BZIP2 is not set +# CONFIG_RD_LZMA is not set +# CONFIG_RD_XZ is not set +# CONFIG_RD_LZ4 is not set +CONFIG_EXPERT=3Dy +CONFIG_KALLSYMS_ALL=3Dy +CONFIG_MMU=3Dy +CONFIG_ARCH_MULTI_V7=3Dy +CONFIG_ARCH_ZTE=3Dy +CONFIG_SOC_ZX297520V3=3Dy +# FIXME: There is no PSCI on this board, but ARM_GIC_V3 depends on it +CONFIG_ARM_PSCI=3Dy +CONFIG_ARM_APPENDED_DTB=3Dy +CONFIG_CMDLINE=3D"console=3DttyAMA0 earlyprintk root=3D/dev/ram rw" +# CONFIG_SUSPEND is not set +CONFIG_BINFMT_FLAT=3Dy +# CONFIG_UEVENT_HELPER is not set +# CONFIG_STANDALONE is not set +# CONFIG_PREVENT_FIRMWARE_BUILD is not set +# CONFIG_ALLOW_DEV_COREDUMP is not set +CONFIG_BLK_DEV_RAM=3Dy +CONFIG_BLK_DEV_RAM_COUNT=3D4 +CONFIG_CPU_FREQ=3Dy +CONFIG_CPUFREQ_DT_PLATDEV=3Dy +CONFIG_PM=3Dy +CONFIG_PM_CLK=3Dy +CONFIG_PM_GENERIC_DOMAINS=3Dy +CONFIG_NET=3Dy +CONFIG_PACKET=3Dy +CONFIG_UNIX=3Dy +CONFIG_INET=3Dy +CONFIG_DEVTMPFS=3Dy # FIXME: This is specific to my initrd. Remove b= efore upstream +CONFIG_DEVTMPFS_MOUNT=3Dy +# CONFIG_INPUT_MOUSEDEV is not set +CONFIG_KEYBOARD_GPIO_POLLED=3Dy +CONFIG_GPIOLIB=3Dy +CONFIG_OF_GPIO=3Dy +CONFIG_GPIO_GENERIC_PLATFORM=3Dy +# CONFIG_INPUT_MOUSE is not set +# CONFIG_SERIO is not set +CONFIG_VT_HW_CONSOLE_BINDING=3Dy +CONFIG_SERIAL_AMBA_PL011=3Dy +CONFIG_SERIAL_AMBA_PL011_CONSOLE=3Dy +CONFIG_SERIAL_OF_PLATFORM=3Dy +CONFIG_SERIAL_DEV_BUS=3Dy +CONFIG_SERIAL_DEV_CTRL_TTYPORT=3Dy +# CONFIG_HW_RANDOM is not set +CONFIG_MFD_SYSCON=3Dy +# CONFIG_HID is not set +CONFIG_PINCTRL=3Dy +CONFIG_GENERIC_PINCTRL_GROUPS=3Dy +CONFIG_PINMUX=3Dy +CONFIG_GENERIC_PINMUX_FUNCTIONS=3Dy +CONFIG_PINCONF=3Dy +CONFIG_GENERIC_PINCONF=3Dy +CONFIG_RESET_CONTROLLER=3Dy +CONFIG_POWER_RESET=3Dy +CONFIG_RESET_SIMPLE=3Dy +CONFIG_LEDS_GPIO=3Dy +CONFIG_USB_DWC2=3Dy +CONFIG_USB_GADGET=3Dy +CONFIG_MTD=3Dy +CONFIG_MTD_OF_PARTS=3Dy +CONFIG_MTD_BLKDEVS=3Dy +CONFIG_MTD_BLOCK=3Dy +CONFIG_MTD_SPI_NAND=3Dy +CONFIG_SPI_MASTER=3Dy +CONFIG_MMC=3Dy +CONFIG_MMC_DW=3Dy +CONFIG_MMC_DW_PLTFM=3Dy +CONFIG_STMMAC_ETH=3Dy +CONFIG_STMMAC_PLATFORM=3Dy +CONFIG_MDIO_BUS=3Dy +CONFIG_REGULATOR=3Dy +CONFIG_REGULATOR_FIXED_VOLTAGE=3Dy +CONFIG_SRAM=3Dy +CONFIG_MISC_FILESYSTEMS=3Dy +CONFIG_JFFS2_FS=3Dy +CONFIG_CONFIG_TMPFS=3Dy +CONFIG_PRINTK_TIME=3Dy +CONFIG_EARLY_PRINTK=3Dy +CONFIG_DEBUG_LL=3Dy +CONFIG_DEBUG_ZTE_ZX=3Dy +CONFIG_DEBUG_LL_INCLUDE=3D"debug/pl01x.S" +CONFIG_DEBUG_UART_PL01X=3Dy +CONFIG_DEBUG_UART_PHYS=3D0x01408000 +CONFIG_DEBUG_UART_VIRT=3D0xf4708000 --=20 2.53.0