From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 62A643E5567 for ; Thu, 16 Apr 2026 20:19:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370781; cv=none; b=rCNn2NN5GTLL3juLUzwpkUldu8sGyvtiMsyKSjUHGUFhpxLjImLRjWN5Rca9FvB/z12BYmftX7Mk4BikGK4Un0jDS5eW5aCvdjm23Ps4YB3ehDiNI7KN19gZ+OIRSyrRRWg1Beh9NDsHDiqq4fce9FtOdEhU+INz0MKewy0jml0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370781; c=relaxed/simple; bh=hk7gHqziEvl2uxbuMiqD2c3qOIkx82OYMM6dUc4onOI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=W7tZEtrjxmtLyemaKkXVyYMjIkbA+DGaGrxGURqExahffV4Yi1qaYuUlEc+Ym4lxL7U7PlgVkg4VYKRxY/vA6A3N7zE92BQyhG1VMmremntm94Z4wImHXBxkaIsHTBdUY9Xgxl6T38Zbg2731X4SnlFoLINQ/QmJTHnQzhIKc8E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=feyzsq0y; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="feyzsq0y" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-43cfd832155so5834220f8f.1 for ; Thu, 16 Apr 2026 13:19:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370773; x=1776975573; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8x1tfBa9GBrx6AqH/jEGu51e9qcovSpp1FPQ93EZUqY=; b=feyzsq0yoGRX7e6BvjOjV9Dm4i1HEh+ucP1S8kxUqoU8+YZOrLx3AMdodkr3gFzkqT 1jAdENsCvtKenFh0hVqz4RuNR0qdSrmormDt6wnWl5f371EBCJvHqYwnlwyUUzcld2K7 +0nnMDqxd2FGDq/N24TElZlVC62vz2TAfcrb2F90UJbnn8lzMQDaynBT/fYtVsMeSyW6 3+5ZUEMRiB+GqBDwMAsf8+mnZcaT8UOe9Py291L4zP5bnzJcS7yCIyuQ18ffj+AdF0a7 IRBnR+FhS/mZHAcMpxcZjIciENXxudrzYP0KDP53dFQ7cskMhk7Xps5aRW9X9A8K+nK0 N0iw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370773; x=1776975573; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=8x1tfBa9GBrx6AqH/jEGu51e9qcovSpp1FPQ93EZUqY=; b=OtqVOJP3eGjaFo48WJZAS8WzA/c9JT4dP/LCuNGH3mB53zGpR6MrNwvjI6YcUPaj6V xW4lE++q2mIdhdATKArStR5WbAwPROANKUM3/ohhcNvxJVUVg0ISQTmH5r3/wX9O6Y5i B8RCSE1D81CVAwpnNSmt+VA7+tbmjzZ4UXtfgrHmBrB19BELr17XVrRdQ2+D2ckIqCzD jPcjNmAfwh55ptE5AVAYTkZV1DVrwzWy3us/n4xZ03BtDgWwuku+wCglmUzMz6ffWDtw XpKYDBLyz0wEWQfwl5d5q56HXWv5MpRLun3S51Jh/5z5ZLkABB3QIDdcB4FYFl9TAy5D BfbQ== X-Forwarded-Encrypted: i=1; AFNElJ9DOoRNwqPJc1BZv/1YaN7FaccXc1g3hqHvEpWarLJJADqq8s/kvmym65e+48GhEZl4B9xPQJ0edD+tFv8=@vger.kernel.org X-Gm-Message-State: AOJu0YyfCtHpFDzKSXXUxx/g6gOcdANfAFngI6CnMGqLJ0jX9LIqJr71 EKwHXpH655IxMLaXIalpQXpcZocb/gZ/z5/5EC7wclUJdxJmiTPlZVuM X-Gm-Gg: AeBDieuovKlbeB9L0WqLRZWJ4ixD7eXsL+mhyFlp9X9bwtoEBRm9ApldsNBHgQstCzz /+T/NL7cXRmYh87ksqo1VshTO/vEks70lvu8Eo/x+y5XHEgbfT9MK3VGi14AxITbI7CeIX12la3 XjZhLoJlnhVDRTogDWuLj1Q5HtMl604tzp0eTl815nk+RHPHcur1v3a9683XJMT+V2ZcC1/ar9l VB6nuoGmrU1euKvbUXq9Q+2oGvbMHeSRaBrc+rKrLXvPFFk6b3qq2Emz2AekhETT9C1cj2o1Toe C2rbkV+qcA/eLJ+++4MpbMAAvPd9/LwDK+LWY2VFZowQ/5222l8jqMf4qDz4PHYjVFMtukf+i1s 9AalmrpZsPfR/c2ZS9yLqX+UVpLKLuh6KoVi0CnXFXYOj3rEhOOa2B/8tkArbFM9TqCgdlD0j/F QgRvY1x2+I4NcD5lNgVgvTp2dNZfZjq1Ki3yUdbexacNXg2w== X-Received: by 2002:a05:6000:22c1:b0:43d:1c39:593c with SMTP id ffacd0b85a97d-43fe149179amr1138509f8f.30.1776370772892; Thu, 16 Apr 2026 13:19:32 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:19:32 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:09 +0300 Subject: [PATCH v4 1/8] ARM: zte: Add zx297520v3 platform support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-1-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=10835; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=hk7gHqziEvl2uxbuMiqD2c3qOIkx82OYMM6dUc4onOI=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URKVRp9LPZBhue2GOaHomSTeD/Gp1fHCTg41 Uz6tG26J2KJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFEShsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiJfrQ/+P3fGJXzxn1sflX5Pjfuy7W4TtLxwSKi fSnS/XOTr0Eel5I62azooXZtop3ZAmSFEXw3vKRNBidG6WMgt+mFw4+Tma+y4AE55u6WQ7GDe1C xwF9JbjxH+6ver2B7pIsSZeUPW79COb6f80ualn23iZOkN80+4gSjk46Osf3GYWCvcLDTZsEa9q 5AGpOX4qYHTSTpTeasAP4YQx8lgBPUGKLgfA9di5S+a1iBYduufAbcUudl/czmEzNPYIbXax5E6 V+8CqcPIP+LtpU5mbouvUCBmmFcRDsw4hwrTNaZkjO+FpeQSrKuF3L4uwUjHp7QQD6JjFK8OrES +l8ef3bFseEvd1EhnEkkJDy5kkgHdnQVO4fQl2dkN9vrg94nZhkEiqc91YqfRc/TtPkMDhjXg6L HZbgpOnP6XG0xIPGiZsWWl9UqGuA9sPaoKdYIhRQL8k6wtK3qEwNabtlOXC0imFYECdku+bG6Vb 8pYcm1gstCs1lxJL/WEjyLL+vKWCxeGqlyWhIRTWURvw5cbOzVQZpRxFSO6ERfW6fiHQVOFWTb6 ANF4NH+npF+jpoG9Lovv61isMzG6xLpouDtEL8VphAE5dRfUrWYWW3d9BLsB2sk0ZpoWljvci/4 mOvpHg8VFq78szjpdUYvUc71kZZr8UTq5jYUtXlN5HC97QFGNzqg= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This SoC is used in low end LTE-to-WiFi routers, for example some D-Link DWR 932 revisions, ZTE K10, ZLT S10 4G, but also models that are branded and sold by ISPs themselves. They are widespread in Africa, China, Russia and Eastern Europe. This SoC is a relative of the zx296702 and zx296718 that had some upstream support until commit 89d4f98ae90d ("ARM: remove zte zx platform"). My eventual goal is to enable OpenWRT to run on these devices. Signed-off-by: Stefan D=C3=B6singer --- Documentation/arch/arm/zte/zx297520v3.rst | 158 ++++++++++++++++++++++++++= ++++ MAINTAINERS | 4 + arch/arm/Kconfig | 2 + arch/arm/Makefile | 1 + arch/arm/mach-zte/Kconfig | 24 +++++ arch/arm/mach-zte/Makefile | 2 + arch/arm/mach-zte/zx297520v3.c | 19 ++++ 7 files changed, 210 insertions(+) diff --git a/Documentation/arch/arm/zte/zx297520v3.rst b/Documentation/arch= /arm/zte/zx297520v3.rst new file mode 100644 index 000000000000..a0f25ade0a3d --- /dev/null +++ b/Documentation/arch/arm/zte/zx297520v3.rst @@ -0,0 +1,158 @@ +.. SPDX-License-Identifier: GPL-2.0 + +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D +Booting Linux on ZTE zx297520v3 SoCs +=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D + +..........................................................................= ..... + +Author: Stefan D=C3=B6singer + +Date : 27 Jan 2026 + +1. Hardware description +--------------------------- +Zx297520v3 SoCs use a 64 bit capable Cortex-A53 CPU and GICv3, although th= ey +run in aarch32 mode only. The CPU has support EL3, but no hypervisor (EL2)= and +it seems to lack VFP and NEON. + +The SoC is used in a number of cheap LTE to Wifi routers, both battery pow= ered +MiFis and stationary CPEs. In addition to the CPU these devices usually ha= ve +64 MB Ram (although some is shared with the LTE chip), 128 MB NAND flash, = an +SDIO connected RTL8192-type Wifi chip limited to 2.4 ghz operation, USB 2, +and buttons. Devices with as low as 32 MB or as high as 128 MB ram exist, = as +do devices with 8 or 16 MB of NOR flash. + +Some devices, especially the stationary ones, have 100 mbit Ethernet and an +Ethernet switch. + +Usually the devices have LEDs for status indication, although some have SP= I or +i2c connected displays + +Some have an SD card slot. If it exists, it is a better choice for the root +file system because it easily outperforms the built-in NAND. + +The LTE interface runs on a separate DSP called ZSP880. It is probably der= ived +from LSI ZSPs and has an undocumented instruction set. The ZSP communicates +with the main CPU via SRAM and DRAM and a mailbox hardware that can genera= te +IRQs on either ends. + +There is also a Cortex M0 CPU, which is responsible for early HW initializ= ation +and starting the Cortex A53 CPU. It does not have any essential purpose on= ce +U-Boot is started. A SRAM-Based handover protocol exists to run custom cod= e on +this CPU. + +2. Booting via USB +--------------------------- + +The Boot ROM has support for booting custom code via USB. This mode can be +entered by connecting a Boot PIN to GND or by modifying the third byte on = NAND +(set it to anything other than 0x5A aka 'Z'). A free software tool to start +custom uboot and kernels can be found here: + +https://github.com/zx297520v3-mainline/zx297520v3-loader + +If USB download mode is entered but no boot commands are sent through USB,= the +device will proceed to boot normally after a few seconds. It is therefore +possible to enable USB boot permanently and still leave the default boot f= iles +in place. + +3. Building for built-in U-Boot +--------------------------- +The devices come with an ancient U-Boot that loads legacy uImages from NAN= D and +boots them without a chance for the user to interrupt. The images are stor= ed in +files ap_cpuap.bin and ap_recovery.bin on a jffs2 partition named imagefs, +usually mtd4. A file named "fotaflag" switches between the two modes. + +In addition to the uImage header, those files have a 384 byte signature he= ader, +which is used for authenticating the images on some devices. Most devices = have +this authentication disabled and it is enough to pad the uImage files with= 384 +zero bytes. + +Builtin U-Boot also poorly sets up the CPU. Read the next section for deta= ils +on this. It has no support for loading DTBs, so CONFIG_ARM_APPENDED_DTB is +needed. + +So to build an image that boots from NAND the following steps are necessar= y: + +1) Patch the assembly code from section 3 into arch/arm/kernel/head.S. +2) make zx29_defconfig +3) make [-j x] +4) cat arch/arm/boot/zImage arch/arm/boot/dts/zte/[device].dtb > kernel+dtb +5) mkimage -A arm -O linux -T kernel -C none -a 0x20008000 -d kernel+dtb u= img +6) dd if=3D/dev/zero bs=3D1 count=3D384 of=3Dap_recovery.bin +7) cat uimg >> ap_recovery.bin +8) Place this file onto imagefs on the device. Delete ap_cpuap.bin if the +free space is not enough. +9) Create the file fotaflag: echo -n FOTA-RECOVERY > fotaflag + +For development, booting ap_recovery.bin is recommended because the normal= boot +mode arms the watchdog before starting the kernel. + +4. CPU and GIC Setup +--------------------------- + +Generally CPU and GICv3 need to be set up according to the requirements sp= elled +out in Documentation/arch/arm64/booting.rst. For zx297520v3 this means: + +1. GICD_CTLR.DS=3D1 to disable GIC security +2. Enable access to ICC_SRE +3. Disable trapping IRQs into monitor mode +4. Configure EL2 and below to run in insecure mode. +5. Configure timer PPIs to active-low. + +The kernel sources provided by ZTE do not boot either (interrupts do not w= ork +at all). They are incomplete in other aspects too, so it is assumed that t= here +is some workaround similar to the one described in this document somewhere= in +the binary blobs. + +The assembly code below is given as an example of how to achieve this: + +``` +#include +#include +#include + +@ This allows EL1 to handle ints hat are normally handled by EL2/3. +ldr r3, =3D0xf2000000 +ldr r4, =3D#(GICD_CTLR_ARE_NS | GICD_CTLR_DS) +str r4, [r3] + +cps #MON_MODE + +@ Work in non-secure physical address space: SCR_EL3.NS =3D 1. At least th= e UART +@ seems to respond only to non-secure addresses. I have taken insipiration= from +@ Raspberry pi's armstub7.S here. +@ +@ ARM docs say modify this bit in monitor mode only... +mov r3, #0x131 @ non-secure, Make F, A bits in CPSR writeable + @ Allow hypervisor call. +mcr p15, 0, r3, c1, c1, 0 + +@ AP_PPI_MODE_REG: Configure timer PPIs (10, 11, 13, 14) to active-low. +ldr r3, =3D0xF22020a8 +ldr r4, =3D0x50 +str r4, [r3] +ldr r3, =3D0xF22020ac +ldr r4, =3D0x14 +str r4, [r3] + +@ Enable EL2 access to ICC_SRE (bit 3, ICC_SRE_EL3.Enable). Enable system = reg +@ access to GICv3 registers (bit 0, ICC_SRE_EL3.SRE) for EL1 and EL3. +mrc p15, 6, r3, c12, c12, 5 @ ICC_SRE_EL3 +orr r3, #0x9 @ FIXME: No defines for SRE_EL3 va= lues? +mcr p15, 6, r3, c12, c12, 5 +mrc p15, 0, r3, c12, c12, 5 @ ICC_SRE_EL1 +orr r3, #(ICC_SRE_EL1_SRE) +mcr p15, 0, r3, c12, c12, 5 + +@ Like ICC_SRE_EL3, enable EL1 access to ICC_SRE and system register access +@ for EL2. +mrc p15, 4, r3, c12, c9, 5 @ ICC_SRE_EL2 aka ICC_HSRE +orr r3, r3, #(ICC_SRE_EL2_ENABLE | ICC_SRE_EL2_SRE) +mcr p15, 4, r3, c12, c9, 5 +isb + +@ Back to SVC mode. TODO: Doesn't safe_svcmode_maskall do this for us anyw= ay? +cps #SVC_MODE +``` diff --git a/MAINTAINERS b/MAINTAINERS index d1cc0e12fe1f..974d7a98956a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -29200,6 +29200,10 @@ F: include/linux/zswap.h F: mm/zswap.c F: tools/testing/selftests/cgroup/test_zswap.c =20 +ZX29 +M: Stefan D=C3=B6singer +F: arch/arm/mach-zte/ + SENARYTECH AUDIO CODEC DRIVER M: bo liu S: Maintained diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index ec33376f8e2b..4217ed704e48 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -464,6 +464,8 @@ source "arch/arm/mach-versatile/Kconfig" =20 source "arch/arm/mach-vt8500/Kconfig" =20 +source "arch/arm/mach-zte/Kconfig" + source "arch/arm/mach-zynq/Kconfig" =20 # ARMv7-M architecture diff --git a/arch/arm/Makefile b/arch/arm/Makefile index b7de4b6b284c..573813ef5e77 100644 --- a/arch/arm/Makefile +++ b/arch/arm/Makefile @@ -223,6 +223,7 @@ machine-$(CONFIG_ARCH_SUNXI) +=3D sunxi machine-$(CONFIG_ARCH_TEGRA) +=3D tegra machine-$(CONFIG_ARCH_U8500) +=3D ux500 machine-$(CONFIG_ARCH_VT8500) +=3D vt8500 +machine-$(CONFIG_ARCH_ZTE) +=3D zte machine-$(CONFIG_ARCH_ZYNQ) +=3D zynq machine-$(CONFIG_PLAT_VERSATILE) +=3D versatile machine-$(CONFIG_PLAT_SPEAR) +=3D spear diff --git a/arch/arm/mach-zte/Kconfig b/arch/arm/mach-zte/Kconfig new file mode 100644 index 000000000000..24699256863b --- /dev/null +++ b/arch/arm/mach-zte/Kconfig @@ -0,0 +1,24 @@ +# SPDX-License-Identifier: GPL-2.0 +menuconfig ARCH_ZTE + bool "ZTE zx family" + depends on ARCH_MULTI_V7 + help + Support for ZTE zx-based family of processors. + +if ARCH_ZTE + +config SOC_ZX297520V3 + default y if ARCH_ZTE + bool "ZX297520v3" + select ARM_GIC_V3 + select ARM_AMBA + select HAVE_ARM_ARCH_TIMER + select PM_GENERIC_DOMAINS if PM + help + Support for ZTE zx297520v3 SoC. It a single core SoC used in cheap LTE = to WiFi routers. + These devices can be Identified by the occurrence of the string "zx2975= 20v3" in the boot + output and /proc/cpuinfo of their stock firmware. + + Please read Documentation/arch/arm/zte/zx297520v3.rst on how to boot th= e kernel. + +endif diff --git a/arch/arm/mach-zte/Makefile b/arch/arm/mach-zte/Makefile new file mode 100644 index 000000000000..1bfe4fddd6af --- /dev/null +++ b/arch/arm/mach-zte/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0-only +obj-$(CONFIG_SOC_ZX297520V3) +=3D zx297520v3.o diff --git a/arch/arm/mach-zte/zx297520v3.c b/arch/arm/mach-zte/zx297520v3.c new file mode 100644 index 000000000000..c11c7e836f91 --- /dev/null +++ b/arch/arm/mach-zte/zx297520v3.c @@ -0,0 +1,19 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright 2026 Stefan D=C3=B6singer + */ + +#include +#include + +#include +#include + +static const char *const zx297520v3_dt_compat[] __initconst =3D { + "zte,zx297520v3", + NULL, +}; + +DT_MACHINE_START(ZX, "ZTE zx297520v3 (Device Tree)") + .dt_compat =3D zx297520v3_dt_compat, +MACHINE_END --=20 2.52.0 From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D338C3E63A3 for ; Thu, 16 Apr 2026 20:19:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370787; cv=none; b=ddgbyEcUMquhdqaHJqIxaEKliXsZp4vjj4VRiFhXfKDWM3VKLk/1DFccO4BTTnhgQUqIIDqZpDpwjJtWJR85lC07Mq7WiVYUs+H/eoxd4CZAe08A1heONrU/0d9WVFytCJTwuJq8YCFuLMzAUR/+tYJBtSvPK0hjb25VYJjLaww= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370787; c=relaxed/simple; bh=46b0d4orT0aFf/zmndY3q3fyMYlikWkR7T7rELFj7TY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XmZk0RRJY8Y1wwa0TkSUpnhl6X5lWtuRZFM3Bh+2uCpWps7sPENFPTezRu4hGEMtpaBm3EDMUL61YhWqr+QnkscvdCUKPU0Y38taAki+msYCnCTLlSMb4mB6xg7CuLKzatWeLJgAoOOJuwwXClPHwuyXLYhqcpF/uY4XK8ceY0w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ohgl+9er; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ohgl+9er" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-43cf8d550bdso7669474f8f.0 for ; Thu, 16 Apr 2026 13:19:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370778; x=1776975578; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DSDzJLueNM5BDkJGvQ06iAymY05gESKPpDr8vISvvJs=; b=ohgl+9erTxEhQLISBlxzceKBi8vWfAIAb/dbkLAa9+35V4Cyfslr8B1BUn34VEbQ16 Kg13SBRkNZmAYO05VfbDzPuyZGtF0EJAk4FAkrfQ0ZWaM4dZsx5+AfJliQ0D1Fgp3yBI HE0mK3LuZiNEzIRYYqhLqBBC/9Vop8hOQCvOpU0IuuAR1IX+Wqbv3hFgYfyv9ikRvZcG uoqs8uWYFyqcoMwu0zoIR3kR2odnp0vRi/LhzyqVXvHvs2r1uFHNMMjoBqTh7dRXVyPs e7kvsx655Le2Ep2t2krIN9nTXUmODTRJxOD4EdIrK3P1Ps0rq6JEKNbFhS2weiBN66RB Pf6A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370778; x=1776975578; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DSDzJLueNM5BDkJGvQ06iAymY05gESKPpDr8vISvvJs=; b=q+nIP+pj5xSl909BhEnRO3tJgAdfDNEBn1OIHtQ/9691wz+1XCKa5nPz5cyq4dF8hy /RFdmL1+Y3IRn/k3i5AXXFtb1dT+s2CaGWMSxnfJ3/wC+uB7MDHJ7yPowaFxK/yFZiT3 cs/VQH9kXsmFyIrBt3hXvkGDJs4dQag+VFZ1zbTUVww8BjCnoP5v2HuR++DRDivfBbh8 2ibfYd8mOttgPtgYGHR2AUE51RqvEmEOYrp3AtbjGK/t888X4KsGdQya02z30cFNETMT HIdC/DEHNdOmHB7uI9rl6UMl2SA9KyH62quAli1WgjAnSKEw4iKulH2Crxa8hyHZ5V6e oE0g== X-Forwarded-Encrypted: i=1; AFNElJ9jdVmdOwhCcgsPF9KX62a/cvbaciSS2bJ0mSU0CO44510m5klme4jUMz0Ucbvz5tZnW17sl7nPIpvI6g0=@vger.kernel.org X-Gm-Message-State: AOJu0Yx1nSXqfH5kVHqiaDEqSc1H45v6STshPSXjmeHnBD1ofVojUYVL oTBXUylCtp4c3mYm/7SZ1W39ZOU5GaC69jpRYF7lO1AlL4DJO9CyChlt X-Gm-Gg: AeBDieu2/GDlv1V0eMtQ6IVbxR0nq86qszDg83pWL4EhI9+bL9n5eBAbyJTO84roqLL NWv0OhSj2wWzF6PZnxuv2gBMYPgDkIQOTNe+/NS/FDEJiZ7RqFAQdALqw5vLppMrBL4IyzzGyCO AgZp1iUD+Hi93Cw0FXEXpF1tCBSehNPmB/0rLKLPxqF83wIC2zAFnZPI1KwM3GrfHgCESKrmu+E 8uUTc9Z9pdjH1QfvkMMvsOFamOufT1MdF9PVL3gYMqI+gjBFUEf2PCsqiv96rWjM8GSYqF8qxCR xqyJNlGP12k1MNzOfrodAoOpuOvVyWM/Xg2wiZmnhbGHZmPRPO6iZlBLsiDyaiJpgBWjdgI5nO+ AbH9wFIWBP6DVP8VNyiv9PQs/KYXnWSvRcny5wjsSNpyq6wVAHGYoyt30dpYAGXBLZKyYv9uNuI SHTkwOtLa7fmzU2g45hoIvzgDShg569NfGym6J8WXhWCxB/A== X-Received: by 2002:a05:6000:144a:b0:43d:7854:32e7 with SMTP id ffacd0b85a97d-43fe1392aecmr1108057f8f.15.1776370778227; Thu, 16 Apr 2026 13:19:38 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:19:37 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:10 +0300 Subject: [PATCH v4 2/8] dt-bindings: arm: Add zx297520v3 board binding Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-2-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1764; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=46b0d4orT0aFf/zmndY3q3fyMYlikWkR7T7rELFj7TY=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URKNXItypZCu+0613kDJOV5XH377NxspoqvX ektAEKCaPqJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFEShsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiJTsw/+OzuVq9TxsOikjXZ/JIJLrvVQWw4U3G4 lFVXZwrJ96neS2IhLYGs5ckWpmoublfmEre09aaZ6mKnC5jENPA92KpELewz3m7NDdSf8PJvbfF fMWoLHL82F9gFJNMpqu5dOpRmpqrTcx8d/iXRl/cmiFyE0D49uPMWVZpjIrcky4fKIbjYSDGGs6 Vm3r5QAtjq5nflrL/acVTVNWrPkTRkLFDxntlj2iAHJFeI3l3Qh885HR83Rq6UflGUB3QoyVQ/+ 5P4Z8FzAkJPS8kWxP1OjcexDP2dD5t/QniwflyHIBkFaPV83mjcsU9OZQ4f4m8KuhwUOtPbeVNX +7bFP7dBC7nKrl2x39Ab+Jc4QXhYNprHJUPGvYelRsGyDdcgSII2xojIKlJ/riLl6G049StRNB3 0EtIqw7Sfl+oEbVV7vpNquivq/rNc+Mo7Lv7GSzPEXFYJOoxLD8XgyBE5A6HNmyVy074XADzU3H tEBhks0B7h2rIetyIxQ4GYzdLlSTYYt88zeB209x/Bi9m0E4QvGR0J7wUJEzpuqFazRexblTE4+ LHts/uYe8HAs4GcQszFFyxZkTpQySVAvBteSAoma/TDumkjdBZGcq05/icfPJxAeJg62oGYzSwO S0QBR4ZrLatyv9ivQBdfS5kVWx7zTF6Q/1/BQq5Pd3M0+CzMiCmw= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 Add a compatible for boards based on the ZTE zx297520v3 SoC. Signed-off-by: Stefan D=C3=B6singer --- The list of devices is the devices I have access to for testing. There are many more devices based on this board and it is not always easy to identify them. Often they are sold without any branding ("4G home router") or with mobile carrier branding. --- Documentation/devicetree/bindings/arm/zte.yaml | 25 ++++++++++++++++++++++= +++ MAINTAINERS | 1 + 2 files changed, 26 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/zte.yaml b/Documentation= /devicetree/bindings/arm/zte.yaml new file mode 100644 index 000000000000..6eba09edd2c5 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/zte.yaml @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/zte.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ZTE zx29 + +maintainers: + - Stefan D=C3=B6singer + +properties: + $nodename: + const: "/" + compatible: + oneOf: + - items: + - enum: + - dlink,dwr932m + - hgsd,r310 + - tecno,tr118 + - zte,k10 + - const: zte,zx297520v3 + +additionalProperties: true diff --git a/MAINTAINERS b/MAINTAINERS index 974d7a98956a..bcade90ca14e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -29202,6 +29202,7 @@ F: tools/testing/selftests/cgroup/test_zswap.c =20 ZX29 M: Stefan D=C3=B6singer +F: Documentation/devicetree/bindings/arm/zte.yaml F: arch/arm/mach-zte/ =20 SENARYTECH AUDIO CODEC DRIVER --=20 2.52.0 From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3A03C3603DB for ; Thu, 16 Apr 2026 20:19:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370790; cv=none; b=ryXkmY3W2VYCEW9LswPhUJ6pFV0ffDtJ+M+IQTXUxOQp0Gh8s+adQpQq9zsA+PCd15V0hwfqI0V4xcdC1avWDx3w3dnBVPTSI1rcGz11UqwfFo7vp1iC7lluuFBKIM6VAIlSkYrq+6TIDIaqhay2ZclS/u19FuiYUARasYXfo38= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370790; c=relaxed/simple; bh=DfFTCD7dR9UzG1/YZiQHT6WP9Ms5CofApjF0auiCUpM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FwwWVrUp5L1SIwTABDl3/tjuf64+ZFt9j1sQ6EwjclwRz3bdqqOrjkLEv3oIqLsPKM3YBjysmnqQviNjU7EyMLyUpdGqk7uEMD89sVojZjoOPNvqHeP7o6uScI+AoVq/juYTjAJl7DzEH45b7uBspXa+h3JNTAuG5rS0pRa71DQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Fbn3OBLw; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Fbn3OBLw" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-488c2690057so85467585e9.0 for ; Thu, 16 Apr 2026 13:19:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370783; x=1776975583; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=rKL1UApwli0vBwJCTHGaBiJ+JuL3QPXRKM4vGc8erbQ=; b=Fbn3OBLwsvH2XuUDyxkh3cXKfKOB2T9HGOuuldcUd76ok/KsuVFPLln+VeU1mbKdqy muuhn3kU1rQIATsRtmNXlYAbH5q7oPZ/L/dUlsYhTfu5Pxa3gfWf8DYWL9fmlixoc3B+ ikZdeWK0iwbds+Uczoy81/FgsX0CRoOpoZSx6kZIJNSyOf2/fWqmR3LbFZgeUSY673nF 8juruDh9Zm5yEF1+/SXH3WiWKlc2mEtC04AVsEcKEbvwW/0zLgNkUr5RUHfrnnVSnNGg NVF1oxnwQtKez9DYxXphDsYrjTRlfTOxXgWkfQ3udp6BvHir3YgYIAYMnT2mH67W+1KH VbPQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370783; x=1776975583; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=rKL1UApwli0vBwJCTHGaBiJ+JuL3QPXRKM4vGc8erbQ=; b=Z+FKIRWle3GI8bTbeVpjPYIiXWWUC1mPc20rP9k7g/S0V5qEf84kR5V2N1+qX/Fu0J +HkqWMk9ISpoDkb6sJpQOfeH6/2qbk7ZQYVvdgtvl+DXKb4y3N3JhkuiTcuvFyIpwehR /kb69yvomBQu8+N+oPDdRb84CN3jUAFpkRL4bN4m/gKQxmr1EDO7cMupGj4Rfi2TgHFI YWVpm+64oBI4cd0H9+uiiu2xgA9Zxjnzr/qqlRRnWbYXawy6tXtjeMmKX6SfTGCIX1ZK o/GMLoVC+7jY+U+ft+7Xd51FUE28UCBIYVeB1RUnRpKseU6Gv0t4KzCRwl4Dma+6yD8z 5KOQ== X-Forwarded-Encrypted: i=1; AFNElJ9lbrORZIFRZAk3B4ezessGJPu5AjQi4GTqUZirx+ePRgNstaiYGsCNJEfzVO+GzjVulRqozrNPfBEoTnE=@vger.kernel.org X-Gm-Message-State: AOJu0YyU32LR3nG+ONBaz+q/JdIG5Q28WSVD66u0H+CBYX+qhEZ/jLYO 2/Ql33vhRy83lHOPYqhwN1Il8Y/F0Adk3CXDF54QOCphmJF7WLVGNank X-Gm-Gg: AeBDietCfsLfDEXUcpVxcv41RFt0lB1rVJSLb41Xm65sWK13+i31STAnKe/pKcxGCNp zXoLlqfvsQ5YWTrZREmRzqWS/HX6sHbbpWykvgQsSxRmTyIZHEj17mbLYaCtcuY89lt9cgLky3r B6QotmmWE6CUvB/R4UM14uVFR81iTHOOAUkABpiQdSlFSc23XZRbhF6goM9vC3GNlBkA/N0uDEQ Jd/ms1Gc1v9mJgZDUwDZcNqcVvmQn/odygAWZLOp3wdhp9v3JLnlYM+rAXgj5feMxPnji3UyhiS Xf3YnJK/1yJGwvBSL1LbK8KDiFziXf3VYjfvzjXuL8EA5VOLiaeL+VmfnFronKjQQomBuK1D5fz W+t1Y00OnAyX/W6pMeugQH4IUgNlNWwx9tng7k7Zy+OSbjRxwJeonx+WdKy61zIkYftHlv2pCCw OoOYcqagDwpAB7J58gyZp2UIi6jneOJ/gnjwCVzj0MLAq8Sg== X-Received: by 2002:a05:600c:c0c8:b0:488:ab1d:dcc5 with SMTP id 5b1f17b1804b1-488fb787ba3mr732015e9.27.1776370783286; Thu, 16 Apr 2026 13:19:43 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:19:42 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:11 +0300 Subject: [PATCH v4 3/8] ARM: dts: Add D-Link DWR-932M support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-3-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=3027; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=DfFTCD7dR9UzG1/YZiQHT6WP9Ms5CofApjF0auiCUpM=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URKMjgP0rIgBZerMAS04qD7fxmmvb4Dtqzzl qq0lJcpsFeJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFEShsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiKSgRAAhITFO+PosbwvE3BtTizQCM5HaxtoiNN PcknQEsqTA0dbu2+zLAYugjmebCwIo0Gd6QwM4l1TWj0iW9ti9QM9G+SQQBXFxrohZyh+U9ouIm gVclMgJnT86r4gWMVEf/f/VCzxERJsNXencypr3FPpTorY2YrTYv98MPNEHMAlEdmeCiLImCzqG LP+2Yf4fi8t3ki97W6CjCRgTbUL7vFRFhBn5IHugKznpqcXqnFsc0qqn+NIyaEzS7DGYgCjFz1a D9BujFr3Ghcugdx9NxwyQBFxKk3EtnYdakq8lYFVTRKRj/ux7Ga4R1WgybucAHe3a2lz3n9ZVUd kH7JDkBMMTCHQV0KNSQsg71IFEB2ERUsQhzrHMtqDTFc1D6bWOYYCO4+TtNBi0y7ysD1da4bR1S kPd+om15RV4vPr6mUec3rPMmOPE2fvcp58LRYTqgErhXquMJAWt0+vq9N2EIATPyH/4a+oAZsxJ XWi7/qA1mdWYbZ59qWN90uayMpSsOkB1xEPoCBo5N7zYwR0K7aHwqW6QyfTRuvrKumb/CRN3I5i xf1YgbgpQrElLCF8kX8qy+Np61GmIS2MelINW+r34WUPytspWVh//Z7/Y/zPEzNGLuFRLxuVD37 5P2OFcYy1ygGF8H2pGUny4dT3RJT9+e+JDpnItIQnI3U28+fPFSg= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This adds DT bindings for zx297520v3 and one board that consumes it. Signed-off-by: Stefan D=C3=B6singer --- MAINTAINERS | 1 + arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/zte/Makefile | 3 +++ arch/arm/boot/dts/zte/dlink-dwr-932m.dts | 21 ++++++++++++++++++ arch/arm/boot/dts/zte/zx297520v3.dtsi | 37 ++++++++++++++++++++++++++++= ++++ 5 files changed, 63 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index bcade90ca14e..f7ca0d478e81 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -29203,6 +29203,7 @@ F: tools/testing/selftests/cgroup/test_zswap.c ZX29 M: Stefan D=C3=B6singer F: Documentation/devicetree/bindings/arm/zte.yaml +F: arch/arm/boot/dts/zte F: arch/arm/mach-zte/ =20 SENARYTECH AUDIO CODEC DRIVER diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index efe38eb25301..28fba538d552 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -39,3 +39,4 @@ subdir-y +=3D unisoc subdir-y +=3D vt8500 subdir-y +=3D xen subdir-y +=3D xilinx +subdir-y +=3D zte diff --git a/arch/arm/boot/dts/zte/Makefile b/arch/arm/boot/dts/zte/Makefile new file mode 100644 index 000000000000..416c24a489cd --- /dev/null +++ b/arch/arm/boot/dts/zte/Makefile @@ -0,0 +1,3 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_SOC_ZX297520V3) +=3D \ + dlink-dwr-932m.dtb diff --git a/arch/arm/boot/dts/zte/dlink-dwr-932m.dts b/arch/arm/boot/dts/z= te/dlink-dwr-932m.dts new file mode 100644 index 000000000000..7b2a26aaaecb --- /dev/null +++ b/arch/arm/boot/dts/zte/dlink-dwr-932m.dts @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * D-Link DWR-932M Board + * + * (C) Copyright 2026 Stefan D=C3=B6singer + * + */ + +/dts-v1/; + +#include "zx297520v3.dtsi" + +/ { + model =3D "D-Link DWR-932M"; + compatible =3D "dlink,dwr932m", "zte,zx297520v3"; + + memory@20000000 { + device_type =3D "memory"; + reg =3D <0x20000000 0x04000000>; + }; +}; diff --git a/arch/arm/boot/dts/zte/zx297520v3.dtsi b/arch/arm/boot/dts/zte/= zx297520v3.dtsi new file mode 100644 index 000000000000..d6c71d52b26c --- /dev/null +++ b/arch/arm/boot/dts/zte/zx297520v3.dtsi @@ -0,0 +1,37 @@ +// SPDX-License-Identifier: GPL-2.0-only + +#include + +/ { + #address-cells =3D <1>; + #size-cells =3D <1>; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a53"; + reg =3D <0>; + }; + }; + + soc { + #address-cells =3D <1>; + #size-cells =3D <1>; + compatible =3D "simple-bus"; + interrupt-parent =3D <&gic>; + ranges; + + gic: interrupt-controller@f2000000 { + compatible =3D "arm,gic-v3"; + interrupt-controller; + #interrupt-cells =3D <3>; + #address-cells =3D <1>; + #size-cells =3D <1>; + reg =3D <0xf2000000 0x10000>, + <0xf2040000 0x20000>; + }; + }; +}; --=20 2.52.0 From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AD8FE3EDAD4 for ; Thu, 16 Apr 2026 20:19:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370796; cv=none; b=RsnlJzfh6V/CWafMXBP+aPBa/uLgy8U2rNP8kAq6jRc0pXH6TQni96vkxy2MeAZiMboAsNG0svIhrWcm6A2BBwHOFhdZyWm9Q/kxdIUxNosY0Hjh/vNHsCwrI/3fFHFi12YQ70aX3oOYhqlFN1OiL8ktcFmpFncf6Za25SzC6Wg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370796; c=relaxed/simple; bh=ZNDyS+awGPYyhYY2wqVY+4vd+g5xgcLu7pSNmzdrdY0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=U56Gji1DdJqvA7qeiwPwKQfht/e4KYEoGvPGYTz7ihJKy6sQbedf4ncD89BDsSsbQC7QeLtlNqAD601bKEscDAo0vxx/N1XsmA3fP5yCI70ToA5cjMFH7kdfSaABGRarF9PiC8kXnci8Uo/JT5rCW018XKjtFWDzD4+PDS3cwFU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Cx4yLIaK; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Cx4yLIaK" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43d76dd4ee8so4334494f8f.2 for ; Thu, 16 Apr 2026 13:19:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370788; x=1776975588; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=wSeMkiWEZl5lsLoSz5tNKqauPZwfUQxEknHNAlawPhY=; b=Cx4yLIaK9q/+amhyhkjvV7qqxtJDOgGSU9vXuuBcylHGwzNuVgScGAjKeETEOIOPtH FUImiVQ2KxgyhTLJXN+dK/nm7OmIhv7KAI1utLNYni0u4shN8eIOhWGTBQlYeYar8696 /jhqlAtCkqYdXDVHMo6Wp9jL/bZbTXpCLumeyue5yrHxdxpTRntEXAZj+MTYB1tGQAaX sBz49+jAzFg3nUMW/LZikeAmcQJ3WuCtGULj0NkBhdl1tZTgjJ9hC0ardmezSGjx27GF z25s3DMCyxKWhcMDOr/JQ1zUHcaoF4QOyKawzL6cKXlI4WNdQWii8BFfp8afXvQb1RaD 4s1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370788; x=1776975588; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=wSeMkiWEZl5lsLoSz5tNKqauPZwfUQxEknHNAlawPhY=; b=NeXW2txBV3Gs52vdaVhUzxwc9zImdXzas4GyQeeefTBDESOPyZuksOtA+1j8hiQ2YB skyrYz5l32g3FTlxjbqrI4Ycufj5aVFkcR0ppqu30PwIGiQvsYiTlt93Zw+wx7uEgWwQ 0UHk5xG1+6c4xXB3XLjLWo7KCxaKlEzdE/nHUbY+E7pYTyeSeHdZklcQNd7TKHzMsGXB 0UGpDXiGacoPu2RHIVnd92Gq5ZFmo7pGBwMKMer1Yd/rGAK5ssbmpjhrQGNnwvmxqN6o gr8iKDcVAoCGDe67lF3gf6i29dIATlh9DQrOe7dkKXFysl0+ZiVdb6m9OPYg73F9ZBrw IXYg== X-Forwarded-Encrypted: i=1; AFNElJ9r8k11ihR+bJOjUplXGB9VbgkCMMizLur5mhMtAEo2XktVUAqe1tATbxFOJQVLC9zC3l0WnigG8i9DGJ8=@vger.kernel.org X-Gm-Message-State: AOJu0YyNcbOyzjOBES3VNsLRvjq/SOoKy4cxR4sc0WT9jhH4m+zZ1wV+ NLdEeTJjHy4HPaNj1FHvddsRd9iGDuh8xCZK1Sc7erhvPumRZa0inHFr X-Gm-Gg: AeBDietmzf6+DC10hEOJsMSnoD+PTeHu7Kt9nLkU1m+F8MCqO6C1o6o++poDT9YwlXn 7zlkf3JX6FVL1LF7zrZI+KgqFBzSeqON1iR1vYwXeF5t/UqmKJXthSVsRNGUUvd2jsPOfzGYAmC /GDWp5Gvr0IzGUVols32q46TW1hkwDoDdcZDV0PDjjH/NoZmluniah9aBxqNnj0SMgvEd9Y+acb ePSof1eA8KIeCT7Lx8TjPye8xwAZfnbsJRvB/TGUM7EMZZx91nKP+JvFbcxWOgJsXrBVpQzdzny Ml5y2njBAmklG/zZIG2eGK33CBA8EdpjX0CSxF0cNZ+xaNVH8d8pfek/vysVZhmMAc897H3yQFz Rd5/OamWKlkKULft6wWpByb/aspbbLaYwFwQG/xL1Nvvu9lpVC5iwi3I5uz03blF3A8U+15U2Sn rRoomAV+6Ev3RJr73Mm7DsiK6G5h8OSlFsja8uLhLoxCS1jM89z8faShKx X-Received: by 2002:a05:6000:240b:b0:43c:f7e5:817a with SMTP id ffacd0b85a97d-43fe1195921mr1194343f8f.19.1776370787861; Thu, 16 Apr 2026 13:19:47 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:19:47 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:12 +0300 Subject: [PATCH v4 4/8] ARM: zte: Add support for zx29 low level debug Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-4-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2584; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=ZNDyS+awGPYyhYY2wqVY+4vd+g5xgcLu7pSNmzdrdY0=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URLRqhlAg7wWpuO7UM+dO5wr9IgPxdFB5P+5 vUoUcclmM6JAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFESxsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiLfbQ/+PTMWmPt4g6u+CTBldAZiNn549W+zIJW BmndZJRxXguEwhB3ZX5goKPHuPssJBq3rhN092lxHwvSXn35vpbcrGYbUf67MJ5ip/WEDtGJGZR 2dCHfqfMl50SVl3FTA6qG7NvCBLpX6+ebr9+sPj0FV+k6pqPa98rK20AayB5d9TFT6gXgMNLvOs EGFfO4dkY2x/ARGjoK6hjhY6XhW5b5y0wb3krGYlJIzeyJu1/XT/yzFIRoqfFhAZ782Y2JsKTNs nwm404jlvcFrzBq0jHUUfW9gChxUN/JXodBTzlI6NxJJJIaN9IulGto94+7tGMcU8WK39Osegr8 /G0nIqXZSFxtJGXjvelY8VcA2HatwQrZTgl5o0jBTrnJ/Pzm5y5ygNajb4BXVG88keAEzy6f7LJ gZl9dln23feYfIxn/+zNLAyYZGCI5j2auIhw0JiRpak9JTKgq89kOxKHfG4mubeepSn4AVUdq2f y44Pm2yK435+ZjyXoiwBBAZgz0wzphkmNAaagpOTM1A5eZb2wAKrK98gOR+npXoHaLVvGVmRfxa BVVrkRIfMit3Cb634TWiCg4kTPIBUHVGzKDHBpzxZOf52kOEir2VQszoar6+Xo6V4SHedZA+bNC iwy8mTcnO2zYDwCHJ7UdHGd9q3ZzWP45Bw8oVWlGPlnYehptsOHc= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This is based on the removed zx29 code. A separate (more complicated) patch will re-add the register map to the pl011 serial driver. Signed-off-by: Stefan D=C3=B6singer --- I am unsure about the virtual address. It doesn't seem to matter, as long as it is a valid address. This address is based on the old removed code. Is there a rule-of-thumb physical to virtual mapping I can use to give a sensible default value? --- arch/arm/Kconfig.debug | 12 ++++++++++++ arch/arm/include/debug/pl01x.S | 7 +++++++ 2 files changed, 19 insertions(+) diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug index 366f162e147d..98d8a5a60048 100644 --- a/arch/arm/Kconfig.debug +++ b/arch/arm/Kconfig.debug @@ -1331,6 +1331,16 @@ choice This option selects UART0 on VIA/Wondermedia System-on-a-chip devices, including VT8500, WM8505, WM8650 and WM8850. =20 + config DEBUG_ZTE_ZX + bool "Kernel low-level debugging via zx29 UART" + select DEBUG_UART_PL01X + depends on ARCH_ZTE + help + Say Y here if you are enabling ZTE zx297520v3 SOC and need + debug UART support. This UART is a PL011 with different + register addresses. The UART for boot messages on zx29 boards + is usually UART1 and is operating at 921600 8N1. + config DEBUG_ZYNQ_UART0 bool "Kernel low-level debugging on Xilinx Zynq using UART0" depends on ARCH_ZYNQ @@ -1545,6 +1555,7 @@ config DEBUG_UART_8250 =20 config DEBUG_UART_PHYS hex "Physical base address of debug UART" + default 0x01408000 if DEBUG_ZTE_ZX default 0x01c28000 if DEBUG_SUNXI_UART0 default 0x01c28400 if DEBUG_SUNXI_UART1 default 0x01d0c000 if DEBUG_DAVINCI_DA8XX_UART1 @@ -1701,6 +1712,7 @@ config DEBUG_UART_VIRT default 0xf31004c0 if DEBUG_MESON_UARTAO default 0xf4090000 if DEBUG_LPC32XX default 0xf4200000 if DEBUG_GEMINI + default 0xf4708000 if DEBUG_ZTE_ZX default 0xf6200000 if DEBUG_PXA_UART1 default 0xf7000000 if DEBUG_SUN9I_UART0 default 0xf7000000 if DEBUG_S3C64XX_UART && DEBUG_S3C_UART0 diff --git a/arch/arm/include/debug/pl01x.S b/arch/arm/include/debug/pl01x.S index c7e02d0628bf..0c7bfa4c10db 100644 --- a/arch/arm/include/debug/pl01x.S +++ b/arch/arm/include/debug/pl01x.S @@ -8,6 +8,13 @@ */ #include =20 +#ifdef CONFIG_DEBUG_ZTE_ZX +#undef UART01x_DR +#undef UART01x_FR +#define UART01x_DR 0x04 +#define UART01x_FR 0x14 +#endif + #ifdef CONFIG_DEBUG_UART_PHYS .macro addruart, rp, rv, tmp ldr \rp, =3DCONFIG_DEBUG_UART_PHYS --=20 2.52.0 From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 89DB53EE1C5 for ; Thu, 16 Apr 2026 20:19:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370802; cv=none; b=QW+IH6PeM1ZzSbwwLUO380UiBwboNZIWAW28lCD61o6D6t68hs+pL7ZJ38FqxzkWJHKbYzK4XpsLmRNaVl4wNC/a78Auo6MHZ0B1iN1vsijexTizKolnEl8faPPc6AiEZtPK64WQ/MG2+f3ksvUYOGrHhwCbdcQ6d/CfTPrpdNY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370802; c=relaxed/simple; bh=qznDUZF4ymL51U10pRa61DaVkLGHZutq7Ba8beA/2rQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LzGfh9s7/iPpfNHH21yil9J/W6BC6oD9P9/FIIFdGvAfbitM8jkvi2RBuYJKGLR+EuytOdTuZMSs7YSCIvqF/CIS8JQKaxBUdRxQUA4/49aSZLaA/0XHS6ks5lHXSbeSt5rBJutaAy0AP23QG8ifeMoWtjT1+dYo+QkeqUKkmp8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Ty+F0I2T; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Ty+F0I2T" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43d70b3e159so2355590f8f.0 for ; Thu, 16 Apr 2026 13:19:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370792; x=1776975592; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=v8h2Y0LqQPmXTQq5JIHTyL05LcABjHyNOjfeQXRiytA=; b=Ty+F0I2THuBt28kwuJO87ifq4wXoGmjYySh9vCsAjRVL19/LGjGZsmVBhYTjwzdyvD ziguHjLM+m9qA0qsdgSIp90oSsmRJQ0cMhD3qixS8VO/0gkqJlxnlcfMiwW1sf8BUCmc dR2vnkXbPFf0pufUtNxLIzjUHxXDT8dM5Rq0SxLMv2kb/SE3l72b2UDF2irtLS/0QZty qYaMo7YCFNeWkS/dghYNx9qulbQYdaU2b2Z8fwK7lv8u3HT/GkZZ5sQT3sAeqW/YIruo 98CNTMLPi8wQF+YHlCB7T/IyeLUAxgysh1xa/ukZnrKZnmUSfiMRHgV1dHK4XMJBb74V ZW2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370792; x=1776975592; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=v8h2Y0LqQPmXTQq5JIHTyL05LcABjHyNOjfeQXRiytA=; b=RXYcWQb7TIC2d72J0Y9TNusBDFE0LZGE9dmiixz/AFOidXkTvQ+Zut73rgzv2ipQdD nt9WetrZmlomk/VsXrUfNVD3ea2VK7GzHhzLOwSPGpC1BVQrIwnGCvy97rMlAd69S1Fk 9iol1sgiEycygAhn3eYH++xe10F+nbVlE2JVGH1y7+1ptbkC5qnOI2XgQ4UOmrAc6FkT zZ5+sP3g3CT5G8e4ql+FumPoEaGds8GJHwYaOhDyCJ8O5u0jlg693HCdWKP7zFJl48Cy Z1SfpsHdUsod4B6ndu6Rm7GzrM4nKTqMZf3OeyGRgZYxKUxmwtOl/WKIlC4vLceSoiD2 R1iw== X-Forwarded-Encrypted: i=1; AFNElJ93nKL0XfGWKnx2yLHATZGrx6KBViz7bfT9yRDnr2nx5M/LJkgOOC/9Yn3KUny/OVZ5r66sk00V4DTArrc=@vger.kernel.org X-Gm-Message-State: AOJu0YyWiEb7QsFbSDTgDYBU7XLn68b0rlBP+hVmoXSeac+5j1rFtwjG AWl9vW8EOFIVReI/O2mEmejqvooawP8tRZwVfQOd0wm4NoYUD2BcGcgf X-Gm-Gg: AeBDieuXJpAQt0hGIOwMztW7lQWfIQmhs4oIA/NjGEyXj4e1aSZ1eZTIFTEY0FcY8KC mAdJ4V6u+QmczRy6an3HHeBM5acqaUvgIjo7rvV1ykmfml6nYmldGz9yR0cilN1SvC8EWz0NHVs qReZsZKNpy+SIT+9ONYBVADeFUFzul680LlknZADDGg19z+hMKPYIUwZtIt8wuOuqfrdnUKJZJZ Cvp4bDO9TOabLq/+Y63QhIBFftSQfzfCDHkuKT6FGyXAmWi8HBIf/0nUQZdH7a/vTK9uwlibaql 5NT6RiyRQQt670T71elGU5HW06B1Q8zsNsQPX1cte+wnxwvrzXU10P5Usmv8E5DSP9/pYOSi7oG AcBl0/zsfvwzNCeMRLQAt1qobolFnCQ3m79ta//HwyK3QBi/O0ajlJmcIrmy8wVIK7ByqbOaSnS w/6TFzAL3RS1tLXBdTIGnLHILIpDH7jFaOYEIm1IEgTDJCbQ== X-Received: by 2002:a05:6000:2507:b0:43f:dd91:b022 with SMTP id ffacd0b85a97d-43fe15921d9mr1107123f8f.35.1776370792338; Thu, 16 Apr 2026 13:19:52 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:19:51 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:13 +0300 Subject: [PATCH v4 5/8] ARM: dts: Add an armv7 timer for zx297520v3 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-5-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2173; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=qznDUZF4ymL51U10pRa61DaVkLGHZutq7Ba8beA/2rQ=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URLmC/Ml0WI6oXBseumjwXn28obZZCF4EpdN YrIUFZfFdCJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFESxsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiLhmQ//UVrPeabRAXHovU4jP/ngUiwqsT0Mhf0 iBG/XcA4xed8cfu1/ySQqe+/PWLyX6Cipm7fzVo64+FethSj9Izuj6UJLgcMhiWGudtOt48RqtR 1uwTO9iw20JHJaoZ8+bfhpYXVIEP+5DwPvZgVnHvhyv48I9tcDq0n+cZ1/QQFEKmMB2r+T+ti0j I/Cum4GyJNkgVjB+s9uyDPjDLxhprXBiNyTPuRjjgr/go24CU9z6KbDtIRcF+Jk2DI+s85qiV+8 pg/t6wnkPSH1Bun+K0gdz/hG+lqZxBlxLXYSGCpE9sTQe6ANvEk8zblgqtyfOwobHn66F6r6Oj4 XHoxuxicDDhRxV+G9QFRZ2PSfISr+F8kzXxFnsLYmWs46rtdLzgekmb+lGlAwaDpv7E7O5RaRcN fF8d4Zd8Ozn3Q6d5cGmdV9Y1WU80kl6PdQ455AxH6Oyh3Pz24bHiTAxi1L3qXGK68r/4LTgWYj3 LItQiRqLd8M5sl4c6OqTE9gI1g7XqCUPyco3cNHGZS1f4bLcSHklxj0fSMpEh7XEaqD6OqU/g3C YhP8RQzokDwE0Nsao1Gx5X+38CZptNXSg8bOSsCM8erfIRLS6Bk5BuLXadRJ8fxES01bOkh6Jh4 6XVyBsq25YqVCPC3g8LoSU3YWxL9XL5e7EtrA7cR1uWEtgbBAagk= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 The stock kernel does not use this timer, but it seems to work fine. The board has other board-specific timers that would need a driver and I see no reason to bother with them since the arm standard timer works. The caveat is the non-standard GIC setup needed to handle the timer's level-low PPI. This is the responsibility of the boot loader and documented in Documentation/arch/arm/zte/zx297520v3.rst. Signed-off-by: Stefan D=C3=B6singer --- arch/arm/boot/dts/zte/zx297520v3.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm/boot/dts/zte/zx297520v3.dtsi b/arch/arm/boot/dts/zte/= zx297520v3.dtsi index d6c71d52b26c..ecd07f3fb8b3 100644 --- a/arch/arm/boot/dts/zte/zx297520v3.dtsi +++ b/arch/arm/boot/dts/zte/zx297520v3.dtsi @@ -24,6 +24,15 @@ soc { interrupt-parent =3D <&gic>; ranges; =20 + /* The GIC has a non-standard way of configuring ints between level-low/= level + * high or rising edge/falling edge at 0xf2202070 and onwards. See AP_IN= T_MODE_BASE + * and AP_PPI_MODE_REG in the ZTE kernel, although the offsets in the ke= rnel source + * seem wrong. + * + * Everything defaults to active-high/rising edge, but the timer is acti= ve-low. We + * currently rely on the boot loader to change timer IRQs to active-low = for us for + * now. + */ gic: interrupt-controller@f2000000 { compatible =3D "arm,gic-v3"; interrupt-controller; @@ -33,5 +42,20 @@ gic: interrupt-controller@f2000000 { reg =3D <0xf2000000 0x10000>, <0xf2040000 0x20000>; }; + + timer { + compatible =3D "arm,armv7-timer"; + interrupts =3D , + , + , + ; + clock-frequency =3D <26000000>; + interrupt-parent =3D <&gic>; + /* I don't think uboot sets CNTVOFF and the stock kernel doesn't use the + * arm timer at all. Since this is a single CPU system I don't think it + * really matters that the offset is random though. + */ + arm,cpu-registers-not-fw-configured; + }; }; }; --=20 2.52.0 From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 597373EDAB7 for ; Thu, 16 Apr 2026 20:20:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370807; cv=none; b=BvUrcnhrbH5Pu0lhWDtUUV60n2D6t6B7oUr72Xksnb/adzLOXecRI0+DlnYGpW4rtT5jrji9pEFvkO53z9Vi8SkiItVeBGM0LMOtPCDfWNnrCtpT4mPCqlr6EHLCTrcNSMzYw7tP/tc6yfeBVR7gJplOHrag5K/15bxekEy5SiA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370807; c=relaxed/simple; bh=zqX6tFIGEUCVaeZF4QkxvcJ5oMEM87X0rHqUfEPpl/g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NDT8EOWwey2VrscFG8Gb4nyKWn1rl+6DRrYT3JZoOJuTrtXEM21HJt8T7jWPlcJsWvKf9DSNRwrksfB/aAeSQ2XKriAoIMaTtGnc2hv31Hxi4Zj7qVaChQYaGlnbOxxINs150B95TLwY44WgsNdh/xbrY7fZS6gsUjeGrFqFjs8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=P0a2Szwp; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="P0a2Szwp" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-43cf7683a28so5700560f8f.2 for ; Thu, 16 Apr 2026 13:20:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370797; x=1776975597; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=0T03nzSg8o1Xiwn3g5TYhAqMiuGuUlEI3maXBZPCdug=; b=P0a2Szwpe0CY2ZBY/PbJg9rlM3HNnwwWXuEDn707qh1gjAEjqS4OmbcIKNIUZo0A0S 0SWQmqpn0puXhUuqm3IDXlCDSzSOIxitF4CPIE3Ai9eYeQMCDB6bey3+u9sh+0BiaxWl TCLitHHx2HcDZb5juR7rOkXe0n95nbVfzkfu8uVX80lQp6cBIQ0U9GEoU33HID36J/HB yB4DTe2RYfgTdYAgkhmfgX/WkPfraCL+EVkII0Q8KuvbnOC+yPab4MppZUhScBSIiBz9 vllyYoLlnP/uDsz/RB3sO0gPNw38Kfk22eHv+Zq9x7zVvUacMIRKgdXmzcutxkv+bMBd C4pQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370797; x=1776975597; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=0T03nzSg8o1Xiwn3g5TYhAqMiuGuUlEI3maXBZPCdug=; b=pKeqW8zfBLJ9+D0XxiH6Lsc+PjTa2o2Hb5To6e7FEkbejraTdLFpmPSKGWFqo0Uehs mPcp5Ltesx6OYWSQxn+Bz74a+g/AaR9PdZrBbSOj0UfMNDcfWU7pRJMAUTDDrmdb/z20 mBRNArk4wrY96NI2mZdpSpa9Jru9aQM+f3RL2kxcyHlvJ+Z2dMRqGmMoG874u+Ram6Yg S8T+3vr5wZZPFZr6O1rFQpQpWICXdOdTs1duoUnL+qvQQ07gA8oXtLJWi2aS4d7w5EYB X5+YIy0ZSdqx4wGtpu3l9sCbZRKtv3Z9aMb5+iO1Rmjtxv1nnVeZtDBJ44vcVKDkNy3/ f/bg== X-Forwarded-Encrypted: i=1; AFNElJ9T7/lBIX8UISf8rhOgxJOgoFvxC13GZauCzrf7LEUlBqtiTMXCMgS3lZPEsQ0+WBOUAKPWjjP2k4Lhnao=@vger.kernel.org X-Gm-Message-State: AOJu0YzZG8qZda9JWy14fur496i54HFaA8wguwDNx4UubU2dqvrMaK7o 5v5BshrL34lJ9L5eT8LAI2FMOXu1iaIiT8MS7wWe9a/D6wwcTkWjWZlZ X-Gm-Gg: AeBDietI/iLwy02LmdVZnyxywlpnvPaNnDzpwUmGRznLC4Ijb4W8k3wMS4FXDcndUM0 SddlBl5iHyIGmsIuZqDWKOao6x/M0pf/zYRivd1B0Z9nprFyw4DqTjqZDZSyIliJiRLD0eb43Nd qAG5KOHXSolbPKPBhiB3keZrkxXXp28E0s/CD1s0RXl3BPFJLQEzxYO6ttvb3RQ5hdttbNDG5M9 sXwr1qGnL++pIWMAypUff/xCFfacyvxIqw4FyaXEWsYyyxSbtDBZG/rAQXqa3j6pt4BuRnst6+a jTnc6FMQLZ5t5Epb4bn8JXkKRRJqAPY3ro1udbKh12Z3ViuFJmnMmn0h/+qBBLDM0YYsJxaBSaa Qg0Ft0ai7nu9ti2P+Nz7PU2MiEzLIWN4puPX4AmR/qFXrog6eqb0cDRVs3BxxvzcthHkAT+Oykl 58SIghPB40SZ69eEaUxOWPeDZ4tSeZ77ML+uN23Fleb5bkoA== X-Received: by 2002:a05:6000:18a5:b0:43e:a69b:d810 with SMTP id ffacd0b85a97d-43fe169d563mr1185520f8f.38.1776370796893; Thu, 16 Apr 2026 13:19:56 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:19:56 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:14 +0300 Subject: [PATCH v4 6/8] ARM: zte: Bring back zx29 UART support Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-6-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2641; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=zqX6tFIGEUCVaeZF4QkxvcJ5oMEM87X0rHqUfEPpl/g=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URLOAzH1tDsqAQM6YsZ7GEyIYJznmL2L8uIk nhr3jf9n4yJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFESxsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiKx/w/8DjeLetUi3csxyMsp3tA2IS2LYDPYepk nusCL8dln6bs70+ADwKi4Y4a31RnjheChLnfNcfosGcDQiO00EXr5uP5c/PRGfl/oOLslI3uOkZ 5VY/xxMT5nuqII8In4qpDumJhiEStbYx3EUYZ7+Zwh+4UUtnxVKpqcPnhoHKucrfETgSCykXo2Q fUsaAnCy4JQ+S1pkPa2kE52QzqYRhV9wEFf2vsQcpfdlObUuxtjl/xhYeKy8SRNhx57Odec5vuj 9sqRIke/0799ZtihtMrHMDSvmpZiR6Ea4u9Hl1/5LOt903k8E1iUF9a2NYnSPmnMmYJLPdQ4UPj n6vlHIJpXlkxFYN23/W3YU5+gEGY+hvL1dALjmwmvQclDe5HCyDmkU/ZrSi3rtVbvAr+wQ8Dxgf Jkh6iEbGRGRZG549PgjH+uCDgF7+hWCNTE9uJt49lFe0lXkrmgmrZMNmlq06L8vcluLTaAbnK6D +5xHw2T2tcuviAmrV6ovuLi4/UaECUyZbSKiMTH/0sqTUFMHATLO9iLwWt3zR5u6Pf75BYOGnjb dV1GlpeL86CeIaFTQ93V1GoEQIlS8tM0E9PHNxgC/O3ZarpJIRT5Mf1XyFWVRlWb5DSC51YcHw7 Xu+XbvZWPNUuqTHq1jDa3p2c2w+UZqjTtBqmK2pyHU42ZwVkbn0c= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This is based on code removed in commit 89d4f98ae90d ("ARM: remove zte zx platform"). I did not bring back the zx29-uart .compatible as the arm,primecell-periphid does the job. Signed-off-by: Stefan D=C3=B6singer --- drivers/tty/serial/amba-pl011.c | 37 +++++++++++++++++++++++++++++++++++++ include/linux/amba/bus.h | 6 ++++++ 2 files changed, 43 insertions(+) diff --git a/drivers/tty/serial/amba-pl011.c b/drivers/tty/serial/amba-pl01= 1.c index 7f17d288c807..858a0edd3e3b 100644 --- a/drivers/tty/serial/amba-pl011.c +++ b/drivers/tty/serial/amba-pl011.c @@ -216,6 +216,38 @@ static struct vendor_data vendor_st =3D { .get_fifosize =3D get_fifosize_st, }; =20 +static const u16 pl011_zte_offsets[REG_ARRAY_SIZE] =3D { + [REG_DR] =3D ZX_UART011_DR, + [REG_FR] =3D ZX_UART011_FR, + [REG_LCRH_RX] =3D ZX_UART011_LCRH, + [REG_LCRH_TX] =3D ZX_UART011_LCRH, + [REG_IBRD] =3D ZX_UART011_IBRD, + [REG_FBRD] =3D ZX_UART011_FBRD, + [REG_CR] =3D ZX_UART011_CR, + [REG_IFLS] =3D ZX_UART011_IFLS, + [REG_IMSC] =3D ZX_UART011_IMSC, + [REG_RIS] =3D ZX_UART011_RIS, + [REG_MIS] =3D ZX_UART011_MIS, + [REG_ICR] =3D ZX_UART011_ICR, + [REG_DMACR] =3D ZX_UART011_DMACR, +}; + +static unsigned int get_fifosize_zte(struct amba_device *dev) +{ + return 16; +} + +static struct vendor_data vendor_zte =3D { + .reg_offset =3D pl011_zte_offsets, + .access_32b =3D true, + .ifls =3D UART011_IFLS_RX4_8 | UART011_IFLS_TX4_8, + .fr_busy =3D ZX_UART01x_FR_BUSY, + .fr_dsr =3D ZX_UART01x_FR_DSR, + .fr_cts =3D ZX_UART01x_FR_CTS, + .fr_ri =3D ZX_UART011_FR_RI, + .get_fifosize =3D get_fifosize_zte, +}; + /* Deals with DMA transactions */ =20 struct pl011_dmabuf { @@ -3081,6 +3113,11 @@ static const struct amba_id pl011_ids[] =3D { .mask =3D 0x00ffffff, .data =3D &vendor_st, }, + { + .id =3D AMBA_LINUX_ID(0x00, 0x1, 0xffe), + .mask =3D 0x00ffffff, + .data =3D &vendor_zte, + }, { 0, 0 }, }; =20 diff --git a/include/linux/amba/bus.h b/include/linux/amba/bus.h index 9946276aff73..854c962d70f5 100644 --- a/include/linux/amba/bus.h +++ b/include/linux/amba/bus.h @@ -103,8 +103,14 @@ enum amba_vendor { AMBA_VENDOR_ST =3D 0x80, AMBA_VENDOR_QCOM =3D 0x51, AMBA_VENDOR_LSI =3D 0xb6, + AMBA_VENDOR_LINUX =3D 0xfe, /* This value is not official */ }; =20 +/* This is used to generate pseudo-ID for AMBA device */ +#define AMBA_LINUX_ID(conf, rev, part) \ + (((conf) & 0xff) << 24 | ((rev) & 0xf) << 20 | \ + AMBA_VENDOR_LINUX << 12 | ((part) & 0xfff)) + extern const struct bus_type amba_bustype; =20 #define to_amba_device(d) container_of_const(d, struct amba_device, dev) --=20 2.52.0 From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D69A3EE1D7 for ; Thu, 16 Apr 2026 20:20:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370811; cv=none; b=gdji96TvBOmwRarfysku91K3mdbRphNJVtSGUHbjNy8tnIoDXLF+Ev+PvyUt5XQp0PzdWE8TB7CEth0z6ujkleQ6C8GqTAewqvwDzeNE/1FNBeviNtj2LW4t3zxIpv61p09iFVRwk3ReYenMwkq/fNgdNmLh+qdWljePukmL3go= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370811; c=relaxed/simple; bh=OkP3mdKoK/wb2ZT5jYJ/ZVN3/jOhvWuJhUE9h0qF2VQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WIiMFK4YOBOnWR1MJG76aP0PTFjKEo+ju3kMrQia1i7Y8pIfigAnfvINfVtcoXghW8Rzoy/tXpy446L1s+p4ME0x6S2nixj8Bh8wfOUfqizumWl9h4gqR1cmOseHXyQ79XL3eIbP+08HpcbsAPvMczkr/m0ZBauBvlhbHsmVqCE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ezm15MJh; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ezm15MJh" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-43d72875729so3501717f8f.3 for ; Thu, 16 Apr 2026 13:20:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370801; x=1776975601; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Sy9TqEHIxN6NK0fYsnvnEQIWM0euuGHsvcvwSpdM1gA=; b=ezm15MJhGSjXPV1o2EJ/o/NL7xY5wwCbS6HSZMRr318vwDyg3jHvHSZh5TUff242y8 PT01dYxAyohICJTA9xpvDFL5g5OW0j656zDkasHsxftRpDUerci1IRxmO3OBcgbHMU6b Ark/e+NJ9JfpKX3CK152P6iVkXLyTcsHAs/AspslTWOtQeapsQrhw7i7rfR5gT0jf3Nm lSLSlUDZ/DXmv1cQ7J++xT7jquYxJs/jIGMbrjoMBd8HwYEKx+ni/isvCCI3PupXyVHx 92nAHwIcH4BFpJMzaN7lHWsP4FkVQNb+EqVunR4zMivpauXDRDsuInxQ7i9CwxOt7uhc IV7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370801; x=1776975601; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Sy9TqEHIxN6NK0fYsnvnEQIWM0euuGHsvcvwSpdM1gA=; b=BhtLWiA/bilE6H6g5yi/eG4L75CL8ElLCA0q7Oj3bFtRqIxxlcU/JbXwk71k3KphdA 5guzAlpYxjommm9Dv9naEeVwDJorn4QMDfpu+MPFqpINc6DIxpvOhPf/QCxVaSXe/jMA PzSiF9iOf6gi4x3kb3cD+2xvukKjKjSdQz6Zgi38F3Wzun7aCu/5c4wt9sVYsZqIjJmB MXIdX7HiZWrgT4kHpLzsCRwhp3hpogfyUflIy4jd8g7H88hFYd2V7GV+Y34e2JRaqrSq EIad3FP7+xNv2H9CuveRXp/5KFT3f4rJqhvP7/otXiyW9D4wIhWjcDVnP9ROm9UY+DbO pk7w== X-Forwarded-Encrypted: i=1; AFNElJ9BbNYn8D3mJpSKC+ZDbI7WNzNIm0/J4HVrDbQ+CuAV8FzBFjUr73tSKA+nWy/vrnx9mqNA0o7H4m3YDgE=@vger.kernel.org X-Gm-Message-State: AOJu0Yy7HvsjJdmA2Lf0w/02jt6LMePp3V2VUp2k6NyhLWBtLDCnwyQl GyuCYB9gDBoyqrpuFy+lgRJhyf52g+8uL4przIEuIg8hBDPxV50IZSoR X-Gm-Gg: AeBDietOWsc2jZp7HBAIpnkBsO9JoOysM5MN81Iag9XbDG3Gfs+7inYfDsK6TOOykBi pB3E2A4qR8Zxu5wVbyjFRNUjbiY5qHpNM424vMa73KnA7tkMljnr86cF+7rGWpaF8T80qYzNXKG XFAFZbdkLVzMdweZkdouOs10ceclrizlzjf2yXmERuGADN4tvT2kwGPzXA/c6kAAQrmd/evRaNt abCXwrMH4ZfObHKBWv8UUhyLPCWulvMgFgS/pkvLf/FLjXDOcwBauN4JCqud9XluNH18qB3SlIy n91vWaYc+2yOcQ6XJ1iEdfBrQQowmiVCDw5KojxUcrAbE+EuxpR6R6JlEQ7wKqMZFgPe3yZ3E0n 1btKCJXMnZ2muPKgX9TOXgutblYp0f6ZowQa9T0Ox5mmobUDf9qrhvUBva8XXZXlLfIBU2habRx JKlLBNXRKpTXkic1oFTmFRaug+LxgC3jYNaPEhNjul5LBElg== X-Received: by 2002:a05:6000:26cf:b0:43d:4a43:53db with SMTP id ffacd0b85a97d-43fe1596617mr1025259f8f.26.1776370801383; Thu, 16 Apr 2026 13:20:01 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.19.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:20:00 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:15 +0300 Subject: [PATCH v4 7/8] ARM: dts: Declare UART1 on zx297520v3 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-7-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1702; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=OkP3mdKoK/wb2ZT5jYJ/ZVN3/jOhvWuJhUE9h0qF2VQ=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URLcuxim/TQS8pbKO5tQensiaHCwPrFRWbsQ gPtxXIEKtaJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFESxsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiI07g/+J3gFaCAibP2Uu0oP9XXc2ViXRxyXuQ6 FAr5syZvJc3oJiuQ8lPxaVfhIeRQ/TzRFaWYm4TqFFcoF8CFQku3LTCQ6CC3inaT1TFnlUH7LDB DsBg/9ZCh836vnGTHhbrR4IiqackyVH2zvAqFSqk4mfvSASEuNdyOXELcC3/moctlguw8xpR/qk ienfNlJqmmmy50hafQi8gmr7xx9zwBLOV4aBbQfX+Zp6v1KZ7hxMaSknODVoa4AmVKIpSOzbulH NsGOCLhnJyeYwYU9Uu7CRZqf2cCVeLSJf7fWHvmVxa94/DoAHMl0O4d+EweIqKbH1zPxkQQJ0TF bi3cfdDQI3GNgboNRWpm1kyhyplaw/+CG0r8OaZbt9z7DVw3+bdKEVaKDkCl6Gfw3PcJjfYTjsj rC/vAByXUmH5gMnozEauB6uMQX1ZY/mcqfvfymRnOOu4CokkWbDMLvFnvj9XEmNjYI4Tc1qlhEH KgQKGHrK/pBDTb027GsLc9Gqcb00VrrniSvf3V/AjwlJ/yhMILQzBrgaSg5BJKxcL7EEUTU7vDO pqzhEYa/7l+q14+34gB9Pu9fangdFK4cB/jwYClSMrZNlZFnnmlYXtwGeIWRMrvkq2s3haie5dj uD7zjc/BZ/mFFBqWm9n9JhgrrQl25WEY1fsfP7pI8rXoDDu79KTc= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This is the UART that sends Uboot messages and is accessible via pins on the boards I have seen so far. UART0 and UART2 exist as well in the SoC and can be used with the right pinmux settings on some boards. They will be added later. Signed-off-by: Stefan D=C3=B6singer --- The reason why I add the serial1=3Duart1 alias is to keep console=3DttyAMA1 stable regardless of the other enabled UARTs. UART0, as the name implies, has a lower MMIO address, but uart1 is the one that usually has the boot output and console. --- arch/arm/boot/dts/zte/zx297520v3.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm/boot/dts/zte/zx297520v3.dtsi b/arch/arm/boot/dts/zte/= zx297520v3.dtsi index ecd07f3fb8b3..09fbb1d052e3 100644 --- a/arch/arm/boot/dts/zte/zx297520v3.dtsi +++ b/arch/arm/boot/dts/zte/zx297520v3.dtsi @@ -6,6 +6,10 @@ / { #address-cells =3D <1>; #size-cells =3D <1>; =20 + aliases { + serial1 =3D &uart1; + }; + cpus { #address-cells =3D <1>; #size-cells =3D <0>; @@ -57,5 +61,23 @@ timer { */ arm,cpu-registers-not-fw-configured; }; + + /* The UART clock defaults to 26 mhz. It will be replaced when the zx29 = clock + * framework is added. + */ + uartclk: uartclk: clock-26000000 { + #clock-cells =3D <0>; + compatible =3D "fixed-clock"; + clock-frequency =3D <26000000>; + }; + + uart1: serial@1408000 { + compatible =3D "arm,pl011", "arm,primecell"; + arm,primecell-periphid =3D <0x001feffe>; + reg =3D <0x01408000 0x1000>; + interrupts =3D ; + clocks =3D <&uartclk>; + clock-names =3D "apb_pclk"; + }; }; }; --=20 2.52.0 From nobody Tue Jun 16 05:56:00 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 933F83ED137 for ; Thu, 16 Apr 2026 20:20:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370814; cv=none; b=BSx2ZipwFbK1xDYEFBYhGBfKyHrEi67ptuImUp/saYAQxGdIrM2VfZasBgbr4nwiVR2miwy0JnG9tlHfqADp6Te65YqU4UWVhLnSyNwoQgbO0NSL+bJ4cdptD5ddssnSuTgl2RZZFHei5Z/1IlxyeomDe/dIYf7NjwB1aO5YcoM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776370814; c=relaxed/simple; bh=6ya4n1fkm6PPu+J+UXJaoxYlGEf50l80a0QukNljqH8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gOg5JUMWW7EdrY7tWh9Hgs16WTQ0zorBHxRZWXwgcOF44YnSGU5NF2w6ImZN2T+SEGcaAu7o3rl+New8ANwgaTdlP2dP2qBXH0dG4xE0FCQ6kwrpw65X97JPrGuud/06QlBnU46ptBDI38r+UF+TO2gIClc03qcvlWByFYLOP+o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RnR0l1QD; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RnR0l1QD" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-43cfde3c3f3so8557376f8f.3 for ; Thu, 16 Apr 2026 13:20:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1776370807; x=1776975607; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=RfPIq++ZptNB9NoSORTQP1Mg8nMLS6cM+zxyxGdj+8o=; b=RnR0l1QDTGOLlxsgzcTf7QHJfghcBK3vkJurKuJMvbhex537PScWSME7K3YZl1YT7t Ahvgn5Va5+FYnRkZjZf6CC+ipaCA5CQh76xasK0nhcDfdIdbjYVm5g/L18iSnlYfw0dO EroxE/W8UYkzkObsldzdPNIJZnSJup3DHMPqNAyM0KTxCqs8A+VTmSgBrdpwZvzMRGA1 yY2qV5QOyBRI3DzN5fM4v62GhjbK/sFRoufSFeRgdLIfHm+CAb4O93/HRkOC6tPIc46J gwhbEOgfBWr40/fOaSbADWvHAq/U2MrdsMWcjn+BwzhN8mA+N1Yowsfte+DslOkZzz0r Vl7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776370807; x=1776975607; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=RfPIq++ZptNB9NoSORTQP1Mg8nMLS6cM+zxyxGdj+8o=; b=lrSD1XVHU1BXl99qRuWma4QvbS0p1J/Q39TRpxr6MPVoji6tWbVabeRTliEMfZRYo2 IWmhW9mQ7dxHx0yGop7JC63gRyyvfaeknBgP68hQmAsCvt0KvWo6zqOA4gaADNDrkQ5v zWcAAUV3yd6a0jpLzhifnoh0ec3OYD72hp2Y6omwZF/ejcpIzWFzGaTf3VLa1ikdrqVk G7skEWxZMkIEwGqUgVza7LQKUWlt10BJi3SQnmxckN4SVswKefYB5FhCipR2kHP9kVOf r/1w2R/10GDzg11rjSCQXd/jhUGQ/vhZqF7BOPjIDylQjAVghDLJLgc0KBlDTk42GtUq Xuxg== X-Forwarded-Encrypted: i=1; AFNElJ/LPbsA6zM3MPkXg045qG+m7cMw5r3QK9CEeWdxOMwBZs1bRg3sgslpG7I7f51Tg7BKJ0GAsmtPg4TOqJo=@vger.kernel.org X-Gm-Message-State: AOJu0Yxx8KjVyrootLuXb1z2MuF5rcBQeaaqwrtm47qgnJK9/pCy7EZ4 409olRCQJS8vWlUTid/8Vc7xFWqGeAAbhnpNfOztuudMWU6nU2d+6fe/ X-Gm-Gg: AeBDiesf+oPWgWpppyjRRDhCGlDe/eITrDgLglBLQTlzZ8nT/2HJU922TEfzX7Riq3R yVeldG9aiINebOM9p4CR4y/LRP8uBoMZtNZ5ox33l+7pBCIZTgR1vbvgqByOVE9YhbdbG6BQpZV vz629GuR6sOPl7FidHLFjhSBld0HYhPQzBs2xUB6Y/UOTwkSbsjwLsSck/Q0E65KJPptJ/BYiMw pm3iYCXOCcA+Gvzf8mCILPQehoUUhkQodqYZeDb8ijLnTr5WjpAIwwfCi2CVbhTOLRSR5cj/xSG kuYQ42vcJGVXh1TBWc2kalkpB/ZIE8fCmKwAeab2lXvxK20Aw2nzbm5x7/9s3ur5IfC92nYjvhp 4O5oEvDLTnczMhlKOtgE90dX7bkXD+RKCj/eEdeynIzcymPzf9a//NRu2NC4rYoZu8rAmrJdi7Z JmRnPFD28cVybDhSrBq1sSAxwLO2ZVKBP5PmxOH5OcBrX3xg== X-Received: by 2002:a05:6000:2305:b0:43d:1df7:ed24 with SMTP id ffacd0b85a97d-43fe14920ccmr1106467f8f.21.1776370806537; Thu, 16 Apr 2026 13:20:06 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.196]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35c026sm16180624f8f.15.2026.04.16.13.20.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 13:20:06 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Thu, 16 Apr 2026 23:19:16 +0300 Subject: [PATCH v4 8/8] ARM: defconfig: Add a zx29 defconfig file Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-send-v4-8-e19d02b944ec@gmail.com> References: <20260416-send-v4-0-e19d02b944ec@gmail.com> In-Reply-To: <20260416-send-v4-0-e19d02b944ec@gmail.com> To: Jonathan Corbet , Shuah Khan , Russell King , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Arnd Bergmann , Krzysztof Kozlowski , Alexandre Belloni , Linus Walleij , Drew Fustini , Greg Kroah-Hartman , Jiri Slaby Cc: linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, soc@lists.linux.dev, linux-serial@vger.kernel.org, =?utf-8?q?Stefan_D=C3=B6singer?= X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=3027; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=6ya4n1fkm6PPu+J+UXJaoxYlGEf50l80a0QukNljqH8=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBp4URLRFT9WUgaNwopIp7Mpr1SgGCmmWEuwj7ar WVx31IEDDWJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCaeFESxsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiJCTg//bkjPztbQVJQPtpbuLkcvfvMZhtuQRHY l33l22HlA6SP/heWkI6T2qAPFy1M0Ure63fHDxMyVsuv3gxrVpiTaucJEgKv0fiPsZwRkQFmyLi /yiO1Unj3iYdV/kzF86tniNudGNMW92JEHVa/sM9Px3laSJVV3JBEj90VPdnWccaC55hY0Je/Rx XoJrAexRUkpqczSXjWKKkXEN8Ve1EPCbfujoRvtuW6aZ77E0KiLIx3mpXZikz9vfrx5emrUZ5qR jU3NsabY/ogXdbZKOwArmyvGNDAXz16CrSDiRdialp6+wzlaFhn5IL2+CiPy+9vK7sz/7z6G1pT E8aCYbXMwoWtf1H09lCO8zhcVUNTIlGY6isvToY+WxjRmFIh6yzp65M3tvJqcywcPy3K6pYhsP0 0lesl6GO2X0AjJ0x/h7OTrK1U30R47h2Tfb+H2zitdYZvUD2/MnR4SRY6LqYqg8Wt1TZ7X4+QmF 1KHbL2+y95uoO5JBK58zmNi8asUxR/pBWRGguhBEdljObYEralQfrAsp4djUMPWGisNdUSQYrB4 zj5WgqwMUUVoeX9na9QhiMLZhfpfJn7hjQygPgnQSV/gcij467vFsFilq0DiKH965TjQ1AEygP9 dWfea67NGOlgz3pscNDsJQ/7GWs5F0DAk65YCoWpG7ZJTw7V0kss= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 This enables existing drivers that already are (UART) or will be (USB, GPIO) necessary to operate this board even if they aren't declared in the DTS yet. Signed-off-by: Stefan D=C3=B6singer --- arch/arm/configs/zx29_defconfig | 90 +++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 90 insertions(+) diff --git a/arch/arm/configs/zx29_defconfig b/arch/arm/configs/zx29_defcon= fig new file mode 100644 index 000000000000..dae2d86c7583 --- /dev/null +++ b/arch/arm/configs/zx29_defconfig @@ -0,0 +1,90 @@ +CONFIG_SYSVIPC=3Dy +CONFIG_BLK_DEV_INITRD=3Dy +# CONFIG_RD_BZIP2 is not set +# CONFIG_RD_LZMA is not set +# CONFIG_RD_XZ is not set +# CONFIG_RD_LZ4 is not set +CONFIG_EXPERT=3Dy +CONFIG_KALLSYMS_ALL=3Dy +CONFIG_MMU=3Dy +CONFIG_ARCH_MULTI_V7=3Dy +CONFIG_ARCH_ZTE=3Dy +CONFIG_SOC_ZX297520V3=3Dy +# FIXME: There is no PSCI on this board, but ARM_GIC_V3 depends on it +CONFIG_ARM_PSCI=3Dy +CONFIG_ARM_APPENDED_DTB=3Dy +CONFIG_CMDLINE=3D"console=3DttyAMA1 earlyprintk root=3D/dev/ram rw" +# CONFIG_SUSPEND is not set +CONFIG_BINFMT_FLAT=3Dy +# CONFIG_UEVENT_HELPER is not set +# CONFIG_STANDALONE is not set +# CONFIG_PREVENT_FIRMWARE_BUILD is not set +# CONFIG_ALLOW_DEV_COREDUMP is not set +CONFIG_BLK_DEV_RAM=3Dy +CONFIG_BLK_DEV_RAM_COUNT=3D4 +CONFIG_CPU_FREQ=3Dy +CONFIG_CPUFREQ_DT_PLATDEV=3Dy +CONFIG_PM=3Dy +CONFIG_PM_CLK=3Dy +CONFIG_PM_GENERIC_DOMAINS=3Dy +CONFIG_NET=3Dy +CONFIG_PACKET=3Dy +CONFIG_UNIX=3Dy +CONFIG_INET=3Dy +CONFIG_DEVTMPFS=3Dy # FIXME: This is specific to my initrd. Remove b= efore upstream +CONFIG_DEVTMPFS_MOUNT=3Dy +# CONFIG_INPUT_MOUSEDEV is not set +CONFIG_KEYBOARD_GPIO_POLLED=3Dy +CONFIG_GPIOLIB=3Dy +CONFIG_OF_GPIO=3Dy +CONFIG_GPIO_GENERIC_PLATFORM=3Dy +# CONFIG_INPUT_MOUSE is not set +# CONFIG_SERIO is not set +CONFIG_VT_HW_CONSOLE_BINDING=3Dy +CONFIG_SERIAL_AMBA_PL011=3Dy +CONFIG_SERIAL_AMBA_PL011_CONSOLE=3Dy +CONFIG_SERIAL_OF_PLATFORM=3Dy +CONFIG_SERIAL_DEV_BUS=3Dy +CONFIG_SERIAL_DEV_CTRL_TTYPORT=3Dy +# CONFIG_HW_RANDOM is not set +CONFIG_MFD_SYSCON=3Dy +# CONFIG_HID is not set +CONFIG_PINCTRL=3Dy +CONFIG_GENERIC_PINCTRL_GROUPS=3Dy +CONFIG_PINMUX=3Dy +CONFIG_GENERIC_PINMUX_FUNCTIONS=3Dy +CONFIG_PINCONF=3Dy +CONFIG_GENERIC_PINCONF=3Dy +CONFIG_RESET_CONTROLLER=3Dy +CONFIG_POWER_RESET=3Dy +CONFIG_RESET_SIMPLE=3Dy +CONFIG_LEDS_GPIO=3Dy +CONFIG_USB_DWC2=3Dy +CONFIG_USB_GADGET=3Dy +CONFIG_MTD=3Dy +CONFIG_MTD_OF_PARTS=3Dy +CONFIG_MTD_BLKDEVS=3Dy +CONFIG_MTD_BLOCK=3Dy +CONFIG_MTD_SPI_NAND=3Dy +CONFIG_SPI_MASTER=3Dy +CONFIG_MMC=3Dy +CONFIG_MMC_DW=3Dy +CONFIG_MMC_DW_PLTFM=3Dy +CONFIG_STMMAC_ETH=3Dy +CONFIG_STMMAC_PLATFORM=3Dy +CONFIG_MDIO_BUS=3Dy +CONFIG_REGULATOR=3Dy +CONFIG_REGULATOR_FIXED_VOLTAGE=3Dy +CONFIG_SRAM=3Dy +CONFIG_MISC_FILESYSTEMS=3Dy +CONFIG_JFFS2_FS=3Dy +CONFIG_CONFIG_TMPFS=3Dy +# CONFIG_MISC_FILESYSTEMS is not set +CONFIG_PRINTK_TIME=3Dy +CONFIG_EARLY_PRINTK=3Dy +CONFIG_DEBUG_LL=3Dy +CONFIG_DEBUG_ZTE_ZX=3Dy +CONFIG_DEBUG_LL_INCLUDE=3D"debug/pl01x.S" +CONFIG_DEBUG_UART_PL01X=3Dy +CONFIG_DEBUG_UART_PHYS=3D0x01408000 +CONFIG_DEBUG_UART_VIRT=3D0xf4708000 --=20 2.52.0