From nobody Tue Jun 16 04:40:54 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 313E538F620 for ; Thu, 16 Apr 2026 08:10:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327046; cv=none; b=KaG3N6tsPiXXrjacpb/xqVqR5tlruixM8x/9/guMHxngolJ4oOH5Gkrarw60OMqfNKrRbhpDSNMQoejctB6x4v7HGeKUHLI9YISgZpdJB26LycVAju9Q+j1n/vuc09rUEkTTXmk73ijYOTQXQ+wD6cyG0bP5cNjlpqnMrS0TF4s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327046; c=relaxed/simple; bh=7Mz5JA1XciYlDzFD487VZZnQ3bm+WLPuAB7kEsEf1zc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FpKak0TbAwPVb8TGsBPS5CLk6doaixaOspj7S7xCo0XeDvoXjRA7gXnfUqhKHQ+rbZi0KgEKDq91urN9Fi6HSrfJmhy2kgxHg/mjw4WrbIXZ4/IlfPx6sGrt6QG74f0QKAkodzsTwYpenEXjbjlAnTIDReOysD0baN8gv+B8mmA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ik4oc3ay; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=TzPnVhLY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ik4oc3ay"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="TzPnVhLY" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63G2KMJS1702344 for ; Thu, 16 Apr 2026 08:10:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7f66angE3py2UobQkhzAnFDK+vHqTZqF1z/zyf+TXZM=; b=Ik4oc3ayUmMPh3h4 LvMEIbUQoCvudkzQHX0b6EdNkaS02WMAHvPPxRdVSanSAKGOm60+9yX89oi+4/X4 2upCggN2hHPmV5MoJy6oc+mrb6Dw9h5FxI8cR5yui4i9/QwJO1dglpA/nmoME2eL J1roOcETUyyOfyppGEvxFE1HBcU6mvt2Kp6GOgHb0/X1lkF/pC6pPMphKuDewjtc h+dbZKZxDVd8GFD1r90YvmLTfVI8a1ORlxo4gPYYgv+3gXFx4vAW731MsSpO+di6 H1RybZcbUkSJI70azjmdXk+xQGJCV9RohSOTZE3rOI19o9n1S1N6c4Oj5aN4rkO3 pS9jrg== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djdamju88-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 16 Apr 2026 08:10:43 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-50d8c192b3fso217172651cf.1 for ; Thu, 16 Apr 2026 01:10:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776327043; x=1776931843; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7f66angE3py2UobQkhzAnFDK+vHqTZqF1z/zyf+TXZM=; b=TzPnVhLYd4dJHXaQc0yAtFAtRpkNdJdewOg0larvOjVyjnhncqL10O1KX5FNdT67xH iZvHWK/yxOgr9VCopSDq8vZqkaHx4PcX5STg5S7hEiUh7rbWms3l8djBHeWcTXcKY24v FJEXZGJTBYCSwZ/Yp7FvgdThFVHEvFwVOPtcTQWi35x9asqhHWX2tt6Fi1uLn/1js7bv kMjQ+YkLBBuZfngYFD/WK9OnW5b9JWsEZiZRfZkd+2UYm5x7J2AwvZkuiJXUtsuH9QFl s+U0C6fUgusuagmdX40HDHoBsX89SQ87fQI+wxLZwZg33RaxsLfLnGwprwQ9g9ntxIKe hNrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776327043; x=1776931843; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=7f66angE3py2UobQkhzAnFDK+vHqTZqF1z/zyf+TXZM=; b=Bg9gVubNl6zdLUBZL1834g3kwc6RChShl9lSa6in+Y+AxCQijaHEcHKIU0OhRPtQ6C AQ5FJQIm7ivEduniFU+/0UP5VTnBsrU9u6jZseJ1PR1Obyp7ztSvWywDm0c2j9EbdIHv 1+3bwYzgSCP+dtbl1SDleki7kG6F9/RQw4QmJibWoWZD36ZUFkbqDPxWl9GRzVROGIzh hoc04Vzz95KIpeVB0rXH59DvWfL8jWcX/o1f5sc+ZjEr9YNi3lwCvvfaVE+7wEtOHOi1 BABZMIK3k7/Ir3vOskI/UCidrPWYRKjm/ih5ryCYGSQfjEEr5ydrcO5XEwV+mwASsnh1 th4Q== X-Forwarded-Encrypted: i=1; AFNElJ82TKT4WszDHCO4+hyp4cLWeASMDLLJUw9e7ks7nMLqNNF/G/FW1KODQrcCpyMMrMGOLBoqICt2933Zvls=@vger.kernel.org X-Gm-Message-State: AOJu0YwY4EpBRZ8pbND6Ie9qMQGZYwA6KXY6PEtGxoiYfFzq6MThPAdJ 2oPqcCBR9/iB/Lg/1MU8zfpzDXQBMzA/jHW5j2DdAt3QIrFFqnu3rKSYiYkdK922drxawTnExkv lCq5ThBiGuxGULuSfcMHjNT+/jeDmTg48X+wjVAwVPcMlN/iTcGkBcSna+ECxxto2MSg= X-Gm-Gg: AeBDieuyGkKvWw7wHa4qz2cXfAkTvbKwm/oBuPFX09mGmtX0ZHAOzErJ8uPqVRB5AaI ttTQMviciZUYPXTsbmJlVxBfJh0NHjqN+KjY2zawfV5hYKpEnrb+HZ75bMplcnORG2m2mc56oGi Ov5eu2S5wZoKHgwpamtdjWZv5EtKTgFo7V2adQ4Ja6NolV9LZQlV+IkCvi2sxjPdOYhldKtWjeq NM1mFtalaevhpe8VPocI7QwaFyeuTD/Dj3YzIc09GYRfm3QLavMjube/tRjuw78tqmjDJ60oMVm cjpuq3AZhSsqm8ONv8REpl4s2XQwet1ZI+WHNp1ekJf1awzlkoPqgV3+yB6C4Y2D6c0hl1q94MI lxpQdS6x8piKmAXryO/rK6LHv4QM7nPJ4NPRPDUlccn5I X-Received: by 2002:ac8:5a51:0:b0:509:44c3:5fe7 with SMTP id d75a77b69052e-50dd5d104b3mr405145691cf.46.1776327043084; Thu, 16 Apr 2026 01:10:43 -0700 (PDT) X-Received: by 2002:ac8:5a51:0:b0:509:44c3:5fe7 with SMTP id d75a77b69052e-50dd5d104b3mr405145361cf.46.1776327042585; Thu, 16 Apr 2026 01:10:42 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35bf1esm12059571f8f.16.2026.04.16.01.10.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 01:10:41 -0700 (PDT) From: Krzysztof Kozlowski Date: Thu, 16 Apr 2026 10:10:29 +0200 Subject: [PATCH 1/4] clk: qcom: Restrict IPQ5424, IPQ6018,IPQ9574, QCM2290 and others to ARM64 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-clk-qcom-defaults-v1-1-579e75c4cfe5@oss.qualcomm.com> References: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> In-Reply-To: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=3446; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=7Mz5JA1XciYlDzFD487VZZnQ3bm+WLPuAB7kEsEf1zc=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp4Jl7XxiUpc3vfcdy1VWDp6n0LIK3LawB5QH/k wPb7Onl3MuJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaeCZewAKCRDBN2bmhouD 135/D/4v0piLlmVCEzGWNDrrhoQ0RLUO9+mxByX05JZ27iFTOdM+4vPnjB0aEOV2FlliHFE5mJp XxNZfpsmPxmhmIN1WNvGOfa9jlU7VXAo5keTk/VRnCm0R3r2cOUfhYM5P44sQh9YpW1MCGbjvcJ Z4jbOtryD2p9Nj3MUQZGevq3JhWsvxo93Gg8gYMBrOzRP6Adz+2q7mjdO9528feSakm8srfH1d1 6dwnNEQbRRqgDaIEaDhEEHsKZ+4nhhrCPhH3NhVA2Z7pYrvoeQPuxoHi9SM2rGVgtuCfcbe5hQ8 58ivtBo5Lmu9PkUceyKBZ/OGrdlcFnMoRbQsH1DrUS8ignKrbsi4HJ3JowrkCHcJ5254S8rfY6A fHYGy7hu4S6/XyKnAvC7oduNnHg5xHdNDCGHEk2nnmKM4hyqLYo8BRtlbR1THnWMOK7+dllv+I0 yPLSUk7fq9S6C0styEGkmWUj0VoRLhg4IwD1pnaV8iiEUj0Z+oJ7uJdfUim9aQATxEs4joX8u+P JQAqTD/p9g3UeXtGRV9dIh5UGcCHsiFRi1VY4HgMl0FpoTZkBEHkOai1mX0nuwtz2aY76cRIfIh qDu58XXTepu13ljMkXZcGuRfMZ0lZux7Hv89jX6Y1cKSQOl8Tg6SY+IXLrLi0uwFYJURJ7frZDr ZmLFRB3QGESYqQA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-ORIG-GUID: _JZOQswr0g73kcJG5KYl_BFINqfTi4G0 X-Authority-Analysis: v=2.4 cv=HMjz0Itv c=1 sm=1 tr=0 ts=69e09983 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=oh4px0T-8jNy5rkF8LYA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-GUID: _JZOQswr0g73kcJG5KYl_BFINqfTi4G0 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE2MDA3NiBTYWx0ZWRfX0GRxUblvpK5r eKq0SASJnYvGXRShOcE8HyXwgDmQfQGe2GJHvBl/7rTW2eQzP/0ix3ku7zUYV5L16J/KSH3Q24j vQ0mQbb/fovAXUu+ir2hxMOzQCPj/Rd1eZP8mC/jtKpkhCjh0hTcK14Fm6gKN7dA93T0Grw65UY olWwchZnyHqxxnHJHt17GOQFpNfTmfwIx+pEcg3UcheBNbQsfDVGRjseuzi7eTJFDOH2MpDWb/u Iz5AllhNwKTV6rrL6qH8aZOW7V1JU35qmCbErJdWM5lDxBbvuocZnL/Mfw2fSczvgUXIB39ttA8 wpD1o3IMtWZ8C1TBtSAdi7BOVyxukYGp9KVZ4qTpvU2GY47DJQiwgcfAYEyNkJG9oDmff3tFll9 JB+Krn2960MK7zgF1aIRiulfJPqBqYeHnv0fRp6Ar8GAEz/saBjgCxKJkO/6xyduji5yeR4TgR6 uv7AeHGn/vUwTDt/XRA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-16_02,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 lowpriorityscore=0 phishscore=0 bulkscore=0 priorityscore=1501 clxscore=1015 impostorscore=0 spamscore=0 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604160076 Some clock drivers for IPQ5424, IPQ9574, QCM2290, QDU1000 and SA8775 already depend on ARM64. IPQ6018 is ARM64 only SoC (at least upstream) so should not be a choice for ARM 32-bit builds, to make kernels smaller and user choices easier. IPQ_CMN_PLL is used only by the SoCs already having clock controllers restricted to ARM64 Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov --- drivers/clk/qcom/Kconfig | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index df21ef5ffd68..62489ab705ae 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -325,6 +325,7 @@ config IPQ_APSS_PLL =20 config IPQ_APSS_5424 tristate "IPQ5424 APSS Clock Controller" + depends on ARM64 || COMPILE_TEST select IPQ_APSS_PLL default y if IPQ_GCC_5424 help @@ -335,6 +336,7 @@ config IPQ_APSS_5424 config IPQ_APSS_6018 tristate "IPQ6018 APSS Clock Controller" select IPQ_APSS_PLL + depends on ARM64 || COMPILE_TEST depends on QCOM_APCS_IPC || COMPILE_TEST depends on QCOM_SMEM help @@ -346,6 +348,7 @@ config IPQ_APSS_6018 =20 config IPQ_CMN_PLL tristate "IPQ CMN PLL Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for CMN PLL clock controller on IPQ platform. The CMN PLL consumes the AHB/SYS clocks from GCC and supplies @@ -394,6 +397,7 @@ config IPQ_GCC_5424 =20 config IPQ_GCC_6018 tristate "IPQ6018 Global Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for global clock controller on ipq6018 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -419,6 +423,7 @@ config IPQ_LCC_806X =20 config IPQ_GCC_8074 tristate "IPQ8074 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for global clock controller on ipq8074 devices. @@ -428,6 +433,7 @@ config IPQ_GCC_8074 =20 config IPQ_GCC_9574 tristate "IPQ9574 Global Clock Controller" + depends on ARM64 || COMPILE_TEST help Support for global clock controller on ipq9574 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -642,6 +648,7 @@ config MSM_MMCC_8998 =20 config QCM_GCC_2290 tristate "QCM2290 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for the global clock controller on QCM2290 devices. @@ -650,6 +657,7 @@ config QCM_GCC_2290 =20 config QCM_DISPCC_2290 tristate "QCM2290 Display Clock Controller" + depends on ARM64 || COMPILE_TEST select QCM_GCC_2290 help Support for the display clock controller on Qualcomm Technologies, Inc @@ -821,6 +829,7 @@ config SC_DISPCC_8280XP config SA_GCC_8775P tristate "SA8775 Global Clock Controller" select QCOM_GDSC + depends on ARM64 || COMPILE_TEST depends on COMMON_CLK_QCOM help Support for the global clock controller on SA8775 devices. @@ -829,6 +838,7 @@ config SA_GCC_8775P =20 config SA_GPUCC_8775P tristate "SA8775P Graphics clock controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC select SA_GCC_8775P help @@ -1031,6 +1041,7 @@ config QCS_Q6SSTOP_404 =20 config QDU_GCC_1000 tristate "QDU1000/QRU1000 Global Clock Controller" + depends on ARM64 || COMPILE_TEST select QCOM_GDSC help Support for the global clock controller on QDU1000 and --=20 2.51.0 From nobody Tue Jun 16 04:40:54 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 41E6238E5EF for ; Thu, 16 Apr 2026 08:10:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327050; cv=none; b=Y5LvqbZUCCuZrGlLZAGt4vtn1STvI0p/bM3tugnH7ALjkRcKf3A4dOB+Z64tEiH831wUSayY+v74IPcUTqy7WNyb4Ty01bQinfpUA+xS/wqqBb0VKEqINjfBDjbhRo/4/rpumGPX6L20cj+oPHeCeS8DL5SwaQit0Ys7wk2/qMM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327050; c=relaxed/simple; bh=U/GCGgDR2DIj1yR+Dns4B/yEJ1gOSnFBUGrN0EzjXYo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gRFinS0xNN0krRn+F2CiKGNzLwO0Zb+kltG77iJ/vDmfEIzw+XFtOnN3iBZ0fRpE2yQzeN9reFeJ4qr6ReZ1H45o86KhFxsp6Z6cLdwegsT5MCjsWM/BfdIG6zN1nHqh/Zk54lhtfH7ENawc5B06j5Hsy8i7Zb3ssaLH6muUPnM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ez8QWPig; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ApIFOCdg; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ez8QWPig"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ApIFOCdg" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63G6okmD218928 for ; Thu, 16 Apr 2026 08:10:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 4aJMTjMLu3bQ2ajK93GH5k3mIoXNjTt6HbcbLlB4j9o=; b=ez8QWPigSi9y9rMJ rcz1o1p8eHA1eueP7atDBDZeZC36r21jrqCZ8o2K2XcUlGS8zRyMUdawMpdp0zx7 dHPuHmBwUACkIdLGuZPvFEsuo1V6eU2s9csqNX3oXtnuk1RI5eO46zOOxoXkODUr VwJdXCR74nkYkLpO3BZr5Y3CCtzllbHWXcSAg+sYx7ynC/08Ut+XEVawv+Ha9UNF zIVqz9yfEWxz/MxBM71vagT9OmhQ/Z6NQ+L9r4jc3hcgOdjsOphVWKPe4dVkSAUa QeS7GwSUdT74nneIq9t+lbTP2UoAfZQwcuzwdYvODTcgZ3G1MYl3TlgWf6gfTwHK jiR/OA== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djtuyg8sy-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 16 Apr 2026 08:10:46 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-50b802961ecso48048301cf.1 for ; Thu, 16 Apr 2026 01:10:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776327046; x=1776931846; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=4aJMTjMLu3bQ2ajK93GH5k3mIoXNjTt6HbcbLlB4j9o=; b=ApIFOCdgJ0eciWttaQjBKRWVgxm8l1R4XMQL9iVDN5s1l9tn9FWbogWmg+eZAuem3G +U/skf6c/UnuP3DcoOgPB0d24msZ6im499WpTJOxgO5CdcatJSFzBW3EgcKWlanRpZOZ ocOCHHV/cQ73MPgf4K/RDHW5NYIW4b2bcEsY2xVnYUmlyVZXltw4gBGoxeJ4CF5gIGdj RxFBWZ2nSGb8yu7hlLrmHx1YBLaN49dEEXqYc4glIPYjHqNwC27heMWdB/be2ktt4xDf FUB53kpGk2QKCnxo0vF0owWTaLzJZlke/mR22suSQ2atb3e+8ZYUhNd1ed0WokXKmYjP R9og== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776327046; x=1776931846; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=4aJMTjMLu3bQ2ajK93GH5k3mIoXNjTt6HbcbLlB4j9o=; b=QRNLuB8IsShokAMKW0hNO1r5gvvdn27IBFcBO2QFsxMCCWmLuErF9iU47YRy9LYxlJ v9qsYqnigpMcRehvv2j7J88xF7pf2AE3nLXr5jh7yTbUtIyMA7V8NrFSoR/0bte16L2p KJnCGqBppSoK13p66bavZeEVV4Ui5go59QVlKL0hJV7mj9ObprDUttPgL/eZN79jcHvV FEU5U4Vgxg2PwkY2/M4a0l2brllmsr+WEcvj1cDi7z1EGlOkOMW+WgsWN6SCPVLTfNsc hE5ghK33Y/xKlF32kyKTs1xyASqgcmJW/UUP3L5RSuIVqxGRlX7VNfmtayPvPZK6de2O 1sfw== X-Forwarded-Encrypted: i=1; AFNElJ8kT3mslFk0Ul63aX/bU75rtj4u9sxb7T60YjZ9vW4LpJ9gPaUSZdpCOwqNv5jlaj65ufSOPxQcjHSSbfo=@vger.kernel.org X-Gm-Message-State: AOJu0YwAR33gXkRtdGf+Xocnt6R9nFTnLRpWYpcojTyN0T8q/vZsHh/S aWr1qd3MHqYiIyrvFdgD+Za6B9TOH5nnlbOPVlvJZhHLKKwSGLiGEVHoWCoF+QBRUcZyif7cq// XbQ8TwzxHkJ49Q6xSRPTuN+Qrj2r77lBgLRQ0EUMR/riSGxtI1Bzhjg2pQwAc33s4ZHc= X-Gm-Gg: AeBDievM/jIjvr3OzW2whQ93pSAqqtPGTdQEJBq7smFt1q6MihYwpB6pgavq9gGLzqO q8b+T4DvJR+iibnsDSrPJ4EPaQkMCn2678GZD4Dkq36z0KPnKMwnD3v7iKH35SZc7thNax73TlM Rhdf+UImgz3jlFVovSe/DKuPjyPGP/PQRX4EKfOt35bgcNaBCjP7nWQvob9NmaddhpthfZEKa7A ecFs1LgLdSMg9TA9+f3wpl96Ygsb5dJksgVzG3rNYE6sdGXs+xaniZAUZCrOsuPpDXNfxxoCN0f 2jnjJ3anu3UTfMDQpKC4ah6o3EO9uTNIGz45yiTU8nsrwXzQmmv/e3gadu2uECmQLBGQO9WdUQP ncpr1ag38P6CjqJrT3AFGkh7iTGus3140kOeKu05di6pg X-Received: by 2002:a05:622a:4b0f:b0:50d:8e2c:6a68 with SMTP id d75a77b69052e-50dd5bdb96cmr336967371cf.51.1776327045706; Thu, 16 Apr 2026 01:10:45 -0700 (PDT) X-Received: by 2002:a05:622a:4b0f:b0:50d:8e2c:6a68 with SMTP id d75a77b69052e-50dd5bdb96cmr336966861cf.51.1776327044880; Thu, 16 Apr 2026 01:10:44 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35bf1esm12059571f8f.16.2026.04.16.01.10.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 01:10:43 -0700 (PDT) From: Krzysztof Kozlowski Date: Thu, 16 Apr 2026 10:10:30 +0200 Subject: [PATCH 2/4] clk: qcom: Make important arm64 drivers default Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-clk-qcom-defaults-v1-2-579e75c4cfe5@oss.qualcomm.com> References: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> In-Reply-To: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=39379; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=U/GCGgDR2DIj1yR+Dns4B/yEJ1gOSnFBUGrN0EzjXYo=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp4Jl80Vrk0UdbGsc57DAt1/8qnra5VgoHroviS CUhkUP+LAqJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaeCZfAAKCRDBN2bmhouD 1xFfD/9IYqIKIFbuplNxGXwHW+VWJRz3lpTRPgaqQqZwxITF3gjUfB/kRlU/gO0DwCZbyhwIXnJ EkTdWFIqSFQ3gJ9Ny4gsKuaIBEobmbbkQiyik4+u8RCliThjp44a+IU6nxUHl3k3BJgHHqQUsmN +0mwc2By5Uh0SXGzPNQCroVv4aYUfbihejF9CrqTC24OoQ+4MNzVFEnYi7+lEpVGTn3dzXZpSvr rJf7ewszQnUZCDUDwXztk4OAEz2jscxZsB5ZbS1JjkzueBe64IfvXlLfrWnzm1BFtiUP9paJMMG hc1feWZHqLhqPWR0Z/2SHFi3js8MHh4cdD5RvgvuXdkuJhB06Miz2s1YgU3G3WlrPG+vt/u9ozI 5dTSGq0ZV9kr/Vgx3cRwzvvNmw9Ojtz+yr9NAnnQuuAsxTJ2965Yd9UTXSnTEk4dh804y4uJBiK G3fShsFVBPy4KeRPEtwKtJJpiKYNLLdEVw/C1JENoxYWBzyLsLEE0M/sb5yTNx6xKpfeFvtINzc OrnKeRnVPoLC+EbdDv6UpvK8rkcsrhm8GO8wC7Sv+qIdWp6l5yGk4sWRGoCr31aicO+QsnMqgP+ V48r0ZcsInYUPbpcQ8MTfQf48j7l8qP4uVI99ihxPbVgQ++wQBc9M3l/ynHLaXmmw+uqAx/EaPD 5bcu7/p/fq+6Y8Q== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE2MDA3NiBTYWx0ZWRfX5oCEpAriLBje UfZeU9x4Vyw7iqgQJA7LyEHOaXXH8XkdZuHGk1RCzvqWNfTXO87SMYf0HsCYhrZNCg5uRBVgd3z DPf3+RGRM5ljKsCwQG/0SbL3PlCSFL9YYUffSDemYagWdh1NaaDGpocUCv5SmWigh4gy+Jo5XCI z1CtFWbSYjiEJrl7SWRIkDtDFHCQ7+6X1nYDg9oSkRlsOEjfH16i7dFBqEDzLu9MMPM07VK+aWN 4wQgmjjYxsElMpk66IHSIQ/ar2f62oCeIj4WW854Mi1snZ04wHIs+KIgfP8+xWWabIXTAcirowU 4ppbIIdQCK8X1fI4+dSLM71TjI9QeUfebzR5TFkcShlu02bCheYYvUpMPsM3vTuoZgB5HSAai4T rJhOMLMW52S5jQSRRwxW3JyTKbjLbYJu54R61s5GEoP4A3Gg90cefbX7Fp+7U4O7w9aWxyfc7hC axTmYldL+KAigW9YsmA== X-Proofpoint-ORIG-GUID: 3pYIxUzNwGVVAWouIN3A-oi5KNTVPQny X-Authority-Analysis: v=2.4 cv=Ipgutr/g c=1 sm=1 tr=0 ts=69e09986 cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=uDmHqFaLPKE9KAAqR8MA:9 a=sWzT779ZOxFV2eiI:21 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 X-Proofpoint-GUID: 3pYIxUzNwGVVAWouIN3A-oi5KNTVPQny X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-16_02,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604160076 Clock controller drivers are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Switch all Qualcomm clock controller drivers which are chosen in defconfig to respective default 'yes' or 'module'. This has no impact on arm64 defconfig include/generated/autoconf.h, however changes few drivers for arm: 1. multi_v7_defconfig: Enable QCOM_CLK_RPMH as module, because SDX55 (ARM 32-bit) uses it. 2. Enable QCOM_A53PLL, QCOM_CLK_APCS_MSM8916 and MSM_GCC_8916 as built-in, because MSM8916 is also used ARM 32-bit. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio --- arch/arm64/configs/defconfig | 106 --------------------------------------- drivers/clk/qcom/Kconfig | 115 +++++++++++++++++++++++++++++++++++++++= ++++ 2 files changed, 115 insertions(+), 106 deletions(-) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index dd1ac01ee29b..e2e5784ad329 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1475,127 +1475,21 @@ CONFIG_COMMON_CLK_MT8192_SCP_ADSP=3Dy CONFIG_COMMON_CLK_MT8192_VDECSYS=3Dy CONFIG_COMMON_CLK_MT8192_VENCSYS=3Dy CONFIG_COMMON_CLK_QCOM=3Dy -CONFIG_CLK_ELIZA_DISPCC=3Dm -CONFIG_CLK_ELIZA_GCC=3Dy -CONFIG_CLK_ELIZA_TCSRCC=3Dm -CONFIG_CLK_GLYMUR_DISPCC=3Dm -CONFIG_CLK_GLYMUR_GCC=3Dy -CONFIG_CLK_GLYMUR_TCSRCC=3Dm -CONFIG_CLK_KAANAPALI_CAMCC=3Dm -CONFIG_CLK_KAANAPALI_DISPCC=3Dm -CONFIG_CLK_KAANAPALI_GCC=3Dy -CONFIG_CLK_KAANAPALI_GPUCC=3Dm -CONFIG_CLK_KAANAPALI_TCSRCC=3Dm -CONFIG_CLK_KAANAPALI_VIDEOCC=3Dm -CONFIG_CLK_X1E80100_CAMCC=3Dm -CONFIG_CLK_X1E80100_DISPCC=3Dm -CONFIG_CLK_X1E80100_GCC=3Dy -CONFIG_CLK_X1E80100_GPUCC=3Dm -CONFIG_CLK_X1E80100_TCSRCC=3Dy -CONFIG_CLK_X1P42100_GPUCC=3Dm -CONFIG_CLK_QCM2290_GPUCC=3Dm -CONFIG_QCOM_A53PLL=3Dy -CONFIG_QCOM_CLK_APCS_MSM8916=3Dy -CONFIG_QCOM_CLK_APCC_MSM8996=3Dy -CONFIG_QCOM_CLK_SMD_RPM=3Dy -CONFIG_QCOM_CLK_RPMH=3Dy -CONFIG_IPQ_APSS_6018=3Dy -CONFIG_IPQ_APSS_5018=3Dy -CONFIG_IPQ_CMN_PLL=3Dm -CONFIG_IPQ_GCC_5018=3Dy -CONFIG_IPQ_GCC_5210=3Dy -CONFIG_IPQ_GCC_5332=3Dy -CONFIG_IPQ_GCC_5424=3Dy -CONFIG_IPQ_GCC_6018=3Dy -CONFIG_IPQ_GCC_8074=3Dy -CONFIG_IPQ_GCC_9574=3Dy -CONFIG_IPQ_NSSCC_5424=3Dm -CONFIG_IPQ_NSSCC_9574=3Dm -CONFIG_MSM_GCC_8916=3Dy -CONFIG_MSM_GCC_8953=3Dy CONFIG_MSM_MMCC_8994=3Dm CONFIG_MSM_GCC_8994=3Dy CONFIG_MSM_GCC_8996=3Dy CONFIG_MSM_MMCC_8996=3Dm CONFIG_MSM_GCC_8998=3Dy CONFIG_MSM_MMCC_8998=3Dm -CONFIG_QCM_GCC_2290=3Dy -CONFIG_QCM_DISPCC_2290=3Dm -CONFIG_QCS_DISPCC_615=3Dm -CONFIG_QCS_CAMCC_615=3Dm -CONFIG_QCS_GCC_404=3Dy -CONFIG_QCS_GCC_615=3Dy -CONFIG_QCS_GCC_8300=3Dy -CONFIG_SC_CAMCC_7280=3Dm -CONFIG_SA_CAMCC_8775P=3Dm -CONFIG_QCS_GPUCC_615=3Dm -CONFIG_QCS_VIDEOCC_615=3Dm -CONFIG_QDU_GCC_1000=3Dy -CONFIG_SC_CAMCC_8280XP=3Dm -CONFIG_SC_DISPCC_7280=3Dm -CONFIG_SC_DISPCC_8280XP=3Dm -CONFIG_SA_DISPCC_8775P=3Dm -CONFIG_SA_GCC_8775P=3Dy -CONFIG_SA_GPUCC_8775P=3Dm -CONFIG_SC_GCC_7180=3Dy -CONFIG_SC_GCC_7280=3Dy -CONFIG_SC_GCC_8180X=3Dy -CONFIG_SC_GCC_8280XP=3Dy -CONFIG_SC_GPUCC_7280=3Dm -CONFIG_SC_GPUCC_8280XP=3Dm -CONFIG_SC_LPASSCC_8280XP=3Dm -CONFIG_SC_LPASS_CORECC_7280=3Dm -CONFIG_SC_VIDEOCC_7280=3Dm -CONFIG_SDM_CAMCC_845=3Dm CONFIG_SDM_GPUCC_845=3Dy CONFIG_SDM_VIDEOCC_845=3Dy CONFIG_SDM_DISPCC_845=3Dy -CONFIG_SDM_LPASSCC_845=3Dm CONFIG_SDX_GCC_75=3Dy -CONFIG_SM_CAMCC_6350=3Dm -CONFIG_SM_CAMCC_MILOS=3Dm -CONFIG_SM_CAMCC_8250=3Dm -CONFIG_SM_CAMCC_8550=3Dm -CONFIG_SM_CAMCC_8650=3Dm -CONFIG_SM_CAMCC_8750=3Dm -CONFIG_SM_DISPCC_6115=3Dm CONFIG_SM_DISPCC_8250=3Dy -CONFIG_SM_DISPCC_6350=3Dm -CONFIG_SM_DISPCC_MILOS=3Dm -CONFIG_SM_DISPCC_8450=3Dm -CONFIG_SM_DISPCC_8550=3Dm -CONFIG_SM_DISPCC_8750=3Dm -CONFIG_SM_GCC_4450=3Dy -CONFIG_SM_GCC_6115=3Dy -CONFIG_SM_GCC_6350=3Dy -CONFIG_SM_GCC_MILOS=3Dy -CONFIG_SM_GCC_8350=3Dy -CONFIG_SM_GCC_8450=3Dy -CONFIG_SM_GCC_8550=3Dy -CONFIG_SM_GCC_8650=3Dy -CONFIG_SM_GCC_8750=3Dy -CONFIG_SM_GPUCC_6115=3Dm -CONFIG_SM_GPUCC_6350=3Dm -CONFIG_SM_GPUCC_MILOS=3Dm CONFIG_SM_GPUCC_8150=3Dy CONFIG_SM_GPUCC_8250=3Dy -CONFIG_SM_GPUCC_8350=3Dm -CONFIG_SM_GPUCC_8450=3Dm -CONFIG_SM_GPUCC_8550=3Dm -CONFIG_SM_GPUCC_8650=3Dm -CONFIG_SM_GPUCC_8750=3Dm -CONFIG_SM_TCSRCC_8550=3Dy -CONFIG_SM_TCSRCC_8650=3Dy -CONFIG_SM_TCSRCC_8750=3Dm -CONFIG_SA_VIDEOCC_8775P=3Dm -CONFIG_SM_VIDEOCC_6350=3Dm -CONFIG_SM_VIDEOCC_MILOS=3Dm CONFIG_SM_VIDEOCC_8250=3Dy -CONFIG_SM_VIDEOCC_8550=3Dm -CONFIG_SM_VIDEOCC_8750=3Dm CONFIG_QCOM_HFPLL=3Dy -CONFIG_CLK_GFM_LPASS_SM8250=3Dm -CONFIG_SM_VIDEOCC_8450=3Dm CONFIG_CLK_RCAR_USB2_CLOCK_SEL=3Dy CONFIG_CLK_RENESAS_VBATTB=3Dm CONFIG_EXYNOS_ACPM_CLK=3Dm diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 62489ab705ae..d11c5ea8be83 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -23,6 +23,7 @@ config CLK_ELIZA_DISPCC tristate "Eliza Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_ELIZA_GCC + default m if ARCH_QCOM help Support for the display clock controllers on Eliza SoCs. Say Y if you want to support display devices and functionality such as @@ -32,6 +33,7 @@ config CLK_ELIZA_GCC tristate "Eliza Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Eliza devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -41,6 +43,7 @@ config CLK_ELIZA_TCSRCC tristate "Eliza TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on Eliza devices. Say Y if you want to use peripheral devices such as USB/PCIe/UFS. @@ -49,6 +52,7 @@ config CLK_GLYMUR_DISPCC tristate "Glymur Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the display clock controllers on Qualcomm Technologies, Inc. Glymur devices. @@ -59,6 +63,7 @@ config CLK_GLYMUR_GCC tristate "Glymur Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Glymur devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -77,6 +82,7 @@ config CLK_GLYMUR_TCSRCC tristate "Glymur TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on Glymur devices. Say Y if you want to use peripheral devices such as USB/PCIe/EDP. @@ -94,6 +100,7 @@ config CLK_KAANAPALI_CAMCC tristate "Kaanapali Camera Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc Kaanapali devices. @@ -104,6 +111,7 @@ config CLK_KAANAPALI_DISPCC tristate "Kaanapali Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc Kaanapali devices. @@ -114,6 +122,7 @@ config CLK_KAANAPALI_GCC tristate "Kaanapali Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Kaanapali devices. Say Y if you want to use peripheral devices such as UART, @@ -123,6 +132,7 @@ config CLK_KAANAPALI_GPUCC tristate "Kaanapali Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on Kaanapali devices. Say Y if you want to support graphics controller devices and @@ -132,6 +142,7 @@ config CLK_KAANAPALI_TCSRCC tristate "Kaanapali TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on Kaanapali devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS. @@ -140,6 +151,7 @@ config CLK_KAANAPALI_VIDEOCC tristate "Kaanapali Video Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_KAANAPALI_GCC + default m if ARCH_QCOM help Support for the video clock controller on Kaanapali devices. Say Y if you want to support video devices and functionality such as @@ -159,6 +171,7 @@ config CLK_X1E80100_CAMCC tristate "X1E80100 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the camera clock controller on X1E80100 devices. Say Y if you want to support camera devices and camera functionality. @@ -167,6 +180,7 @@ config CLK_X1E80100_DISPCC tristate "X1E80100 Display Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the two display clock controllers on Qualcomm Technologies, Inc. X1E80100 devices. @@ -177,6 +191,7 @@ config CLK_X1E80100_GCC tristate "X1E80100 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Qualcomm Technologies, Inc X1E80100 devices. @@ -187,6 +202,7 @@ config CLK_X1E80100_GPUCC tristate "X1E80100 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on X1E80100 devices. Say Y if you want to support graphics controller devices and @@ -196,6 +212,7 @@ config CLK_X1E80100_TCSRCC tristate "X1E80100 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the TCSR clock controller on X1E80100 devices. Say Y if you want to use peripheral devices such as SD/UFS. @@ -204,6 +221,7 @@ config CLK_X1P42100_GPUCC tristate "X1P42100 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_X1E80100_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on X1P42100 devices. Say Y if you want to support graphics controller devices and @@ -213,6 +231,7 @@ config CLK_QCM2290_GPUCC tristate "QCM2290 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select QCM_GCC_2290 + default m if ARCH_QCOM help Support for the graphics clock controller on QCM2290 devices. Say Y if you want to support graphics controller devices and @@ -220,6 +239,7 @@ config CLK_QCM2290_GPUCC =20 config QCOM_A53PLL tristate "MSM8916 A53 PLL" + default ARCH_QCOM help Support for the A53 PLL on MSM8916 devices. It provides the CPU with frequencies above 1GHz. @@ -237,6 +257,7 @@ config QCOM_A7PLL config QCOM_CLK_APCS_MSM8916 tristate "MSM8916 APCS Clock Controller" depends on QCOM_APCS_IPC || COMPILE_TEST + default ARCH_QCOM help Support for the APCS Clock Controller on msm8916 devices. The APCS is managing the mux and divider which feeds the CPUs. @@ -248,6 +269,7 @@ config QCOM_CLK_APCC_MSM8996 select QCOM_KRYO_L2_ACCESSORS select INTERCONNECT_CLK if INTERCONNECT depends on ARM64 + default ARCH_QCOM help Support for the CPU clock controller on msm8996 devices. Say Y if you want to support CPU clock scaling using CPUfreq @@ -278,6 +300,7 @@ config QCOM_CLK_RPM config QCOM_CLK_SMD_RPM tristate "RPM over SMD based Clock Controller" depends on QCOM_SMD_RPM + default ARCH_QCOM help The RPM (Resource Power Manager) is a dedicated hardware engine for managing the shared SoC resources in order to keep the lowest power @@ -290,6 +313,7 @@ config QCOM_CLK_SMD_RPM config QCOM_CLK_RPMH tristate "RPMh Clock Driver" depends on QCOM_RPMH + default ARCH_QCOM help RPMh manages shared resources on some Qualcomm Technologies, Inc. SoCs. It accepts requests from other hardware subsystems via RSC. @@ -339,6 +363,7 @@ config IPQ_APSS_6018 depends on ARM64 || COMPILE_TEST depends on QCOM_APCS_IPC || COMPILE_TEST depends on QCOM_SMEM + default ARCH_QCOM help Support for APSS clock controller on IPQ platforms. The APSS clock controller manages the Mux and enable block that feeds the @@ -349,6 +374,7 @@ config IPQ_APSS_6018 config IPQ_CMN_PLL tristate "IPQ CMN PLL Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for CMN PLL clock controller on IPQ platform. The CMN PLL consumes the AHB/SYS clocks from GCC and supplies @@ -366,6 +392,7 @@ config IPQ_GCC_4019 config IPQ_GCC_5018 tristate "IPQ5018 Global Clock Controller" depends on ARM || ARM64 || COMPILE_TEST + default ARCH_QCOM && ARM64 help Support for global clock controller on ipq5018 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -374,6 +401,7 @@ config IPQ_GCC_5018 config IPQ_GCC_5210 tristate "IPQ5210 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq5210 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -382,6 +410,7 @@ config IPQ_GCC_5210 config IPQ_GCC_5332 tristate "IPQ5332 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq5332 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -390,6 +419,7 @@ config IPQ_GCC_5332 config IPQ_GCC_5424 tristate "IPQ5424 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on ipq5424 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -398,6 +428,7 @@ config IPQ_GCC_5424 config IPQ_GCC_6018 tristate "IPQ6018 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for global clock controller on ipq6018 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -425,6 +456,7 @@ config IPQ_GCC_8074 tristate "IPQ8074 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for global clock controller on ipq8074 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -434,6 +466,7 @@ config IPQ_GCC_8074 config IPQ_GCC_9574 tristate "IPQ9574 Global Clock Controller" depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for global clock controller on ipq9574 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -444,6 +477,7 @@ config IPQ_NSSCC_5424 tristate "IPQ5424 NSS Clock Controller" depends on ARM64 || COMPILE_TEST depends on IPQ_GCC_5424 + default m if ARCH_QCOM help Support for NSS clock controller on ipq5424 devices. NSSCC receives the clock sources from GCC, CMN PLL and UNIPHY (PCS). @@ -455,6 +489,7 @@ config IPQ_NSSCC_9574 tristate "IPQ9574 NSS Clock Controller" depends on ARM64 || COMPILE_TEST depends on IPQ_GCC_9574 + default m if ARCH_QCOM help Support for NSS clock controller on ipq9574 devices. =20 @@ -487,6 +522,7 @@ config MSM_GCC_8909 config MSM_GCC_8916 tristate "MSM8916 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on msm8916 devices. Say Y if you want to use devices such as UART, SPI i2c, USB, @@ -555,6 +591,7 @@ config MSM_MMCC_8960 config MSM_GCC_8953 tristate "MSM8953 Global Clock Controller" select QCOM_GDSC + default ARCH_QCOM if ARM64 help Support for the global clock controller on msm8953 devices. Say Y if you want to use devices such as UART, SPI i2c, USB, @@ -650,6 +687,7 @@ config QCM_GCC_2290 tristate "QCM2290 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on QCM2290 devices. Say Y if you want to use multimedia devices or peripheral @@ -659,6 +697,7 @@ config QCM_DISPCC_2290 tristate "QCM2290 Display Clock Controller" depends on ARM64 || COMPILE_TEST select QCM_GCC_2290 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc QCM2290 devices. @@ -669,6 +708,7 @@ config QCS_DISPCC_615 tristate "QCS615 Display Clock Controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc QCS615 devices. @@ -679,6 +719,7 @@ config QCS_CAMCC_615 tristate "QCS615 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc QCS615 devices. @@ -687,6 +728,7 @@ config QCS_CAMCC_615 =20 config QCS_GCC_404 tristate "QCS404 Global Clock Controller" + default y if ARCH_QCOM && ARM64 help Support for the global clock controller on QCS404 devices. Say Y if you want to use multimedia devices or peripheral @@ -703,6 +745,7 @@ config SA_CAMCC_8775P tristate "SA8775P Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SA_GCC_8775P + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SA8775P devices. @@ -713,6 +756,7 @@ config QCS_GCC_8300 tristate "QCS8300 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Qualcomm Technologies, Inc QCS8300 devices. @@ -723,6 +767,7 @@ config QCS_GCC_615 tristate "QCS615 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on QCS615 devices. Say Y if you want to use multimedia devices or peripheral @@ -732,6 +777,7 @@ config QCS_GPUCC_615 tristate "QCS615 Graphics clock controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the graphics clock controller on QCS615 devices. Say Y if you want to support graphics controller devices and @@ -741,6 +787,7 @@ config QCS_VIDEOCC_615 tristate "QCS615 Video Clock Controller" depends on ARM64 || COMPILE_TEST select QCS_GCC_615 + default m if ARCH_QCOM help Support for the video clock controller on QCS615 devices. Say Y if you want to support video devices and functionality such as @@ -760,6 +807,7 @@ config SC_CAMCC_7280 tristate "SC7280 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC7280 devices. @@ -780,6 +828,7 @@ config SC_CAMCC_8280XP tristate "SC8280XP Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC8280XP devices. @@ -790,6 +839,7 @@ config SA_DISPCC_8775P tristate "SA8775P Display Clock Controller" depends on ARM64 || COMPILE_TEST select SA_GCC_8775P + default m if ARCH_QCOM help Support for the two display clock controllers on Qualcomm Technologies, Inc. SA8775P devices. @@ -810,6 +860,7 @@ config SC_DISPCC_7280 tristate "SC7280 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc. SC7280 devices. @@ -820,6 +871,7 @@ config SC_DISPCC_8280XP tristate "SC8280XP Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the two display clock controllers on Qualcomm Technologies, Inc. SC8280XP devices. @@ -831,6 +883,7 @@ config SA_GCC_8775P select QCOM_GDSC depends on ARM64 || COMPILE_TEST depends on COMMON_CLK_QCOM + default ARCH_QCOM help Support for the global clock controller on SA8775 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -841,6 +894,7 @@ config SA_GPUCC_8775P depends on ARM64 || COMPILE_TEST select QCOM_GDSC select SA_GCC_8775P + default m if ARCH_QCOM help Support for the graphics clock controller on SA8775P devices. Say Y if you want to support graphics controller devices and @@ -869,6 +923,7 @@ config SC_GCC_7180 select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC7180 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -879,6 +934,7 @@ config SC_GCC_7280 select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC7280 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -889,6 +945,7 @@ config SC_GCC_8180X select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC8180X devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -899,6 +956,7 @@ config SC_GCC_8280XP select QCOM_GDSC depends on COMMON_CLK_QCOM depends on ARM64 || COMPILE_TEST + default ARCH_QCOM help Support for the global clock controller on SC8280XP devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -917,6 +975,7 @@ config SC_GPUCC_7280 tristate "SC7280 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the graphics clock controller on SC7280 devices. Say Y if you want to support graphics controller devices and @@ -926,6 +985,7 @@ config SC_GPUCC_8280XP tristate "SC8280XP Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the graphics clock controller on SC8280XP devices. Say Y if you want to support graphics controller devices and @@ -944,6 +1004,7 @@ config SC_LPASSCC_8280XP tristate "SC8280 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8280XP + default m if ARCH_QCOM help Support for the LPASS clock controller on SC8280XP devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -964,6 +1025,7 @@ config SC_LPASS_CORECC_7280 depends on ARM64 || COMPILE_TEST select SC_GCC_7280 select QCOM_GDSC + default m if ARCH_QCOM help Support for the LPASS(Low Power Audio Subsystem) core and audio clock controller on SC7280 devices. @@ -983,6 +1045,7 @@ config SC_VIDEOCC_7280 tristate "SC7280 Video Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the video clock controller on SC7280 devices. Say Y if you want to support video devices and functionality such as @@ -992,6 +1055,7 @@ config SDM_CAMCC_845 tristate "SDM845 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the camera clock controller on SDM845 devices. Say Y if you want to support camera devices and camera functionality. @@ -1043,6 +1107,7 @@ config QDU_GCC_1000 tristate "QDU1000/QRU1000 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on QDU1000 and QRU1000 devices. Say Y if you want to use peripheral @@ -1061,6 +1126,7 @@ config SDM_GCC_845 tristate "SDM845/SDM670 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SDM845 and SDM670 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1070,6 +1136,7 @@ config SDM_GPUCC_845 tristate "SDM845 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the graphics clock controller on SDM845 devices. Say Y if you want to support graphics controller devices and @@ -1080,6 +1147,7 @@ config SDM_VIDEOCC_845 depends on ARM64 || COMPILE_TEST select SDM_GCC_845 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SDM845 devices. Say Y if you want to support video devices and functionality such as @@ -1089,6 +1157,7 @@ config SDM_DISPCC_845 tristate "SDM845 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SDM845 devices. @@ -1099,6 +1168,7 @@ config SDM_LPASSCC_845 tristate "SDM845 Low Power Audio Subsystem (LPAAS) Clock Controller" depends on ARM64 || COMPILE_TEST select SDM_GCC_845 + default m if ARCH_QCOM help Support for the LPASS clock controller on SDM845 devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -1142,6 +1212,7 @@ config SM_CAMCC_6350 tristate "SM6350 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6350 + default m if ARCH_QCOM help Support for the camera clock controller on SM6350 devices. Say Y if you want to support camera devices and camera functionality. @@ -1158,6 +1229,7 @@ config SM_CAMCC_MILOS tristate "Milos Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_MILOS + default m if ARCH_QCOM help Support for the camera clock controller on Milos devices. Say Y if you want to support camera devices and camera functionality. @@ -1176,6 +1248,7 @@ config SM_CAMCC_8250 tristate "SM8250 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8250 + default m if ARCH_QCOM help Support for the camera clock controller on SM8250 devices. Say Y if you want to support camera devices and camera functionality. @@ -1192,6 +1265,7 @@ config SM_CAMCC_8550 tristate "SM8550 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8550 + default m if ARCH_QCOM help Support for the camera clock controller on SM8550 devices. Say Y if you want to support camera devices and camera functionality. @@ -1200,6 +1274,7 @@ config SM_CAMCC_8650 tristate "SM8650 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8650 + default m if ARCH_QCOM help Support for the camera clock controller on SM8650 devices. Say Y if you want to support camera devices and camera functionality. @@ -1208,6 +1283,7 @@ config SM_CAMCC_8750 tristate "SM8750 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8750 + default m if ARCH_QCOM help Support for the camera clock controller on SM8750 devices. The camera clock controller has a separate cambist controller which @@ -1228,6 +1304,7 @@ config SM_DISPCC_6115 tristate "SM6115 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6115 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6115/SM4250 devices. @@ -1258,6 +1335,7 @@ config SM_DISPCC_8250 tristate "SM8150/SM8250/SM8350 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_8150 || SM_GCC_8250 || SM_GCC_8350 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM8150/SM8250/SM8350 devices. @@ -1268,6 +1346,7 @@ config SM_DISPCC_6350 tristate "SM6350 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6350 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6350 devices. @@ -1288,6 +1367,7 @@ config SM_DISPCC_MILOS tristate "Milos Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_MILOS + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc Milos devices. @@ -1298,6 +1378,7 @@ config SM_DISPCC_8450 tristate "SM8450 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_8450 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM8450 or SM8475 devices. @@ -1308,6 +1389,7 @@ config SM_DISPCC_8550 tristate "SM8550 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_8550 || SM_GCC_8650 || SAR_GCC_2130P + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SAR2130P, SM8550 or SM8650 devices. @@ -1319,6 +1401,7 @@ config SM_DISPCC_8750 depends on ARM64 || COMPILE_TEST depends on SM_GCC_8750 select QCOM_GDSC + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM8750 devices. @@ -1329,6 +1412,7 @@ config SM_GCC_4450 tristate "SM4450 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM4450 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1338,6 +1422,7 @@ config SM_GCC_6115 tristate "SM6115 and SM4250 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6115 and SM4250 devices. Say Y if you want to use peripheral devices such as UART, SPI, @@ -1356,6 +1441,7 @@ config SM_GCC_6350 tristate "SM6350 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6350 devices. Say Y if you want to use peripheral devices such as UART, @@ -1383,6 +1469,7 @@ config SM_GCC_MILOS tristate "Milos Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Milos devices. Say Y if you want to use peripheral devices such as UART, @@ -1392,6 +1479,7 @@ config SM_GCC_8150 tristate "SM8150 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8150 devices. Say Y if you want to use peripheral devices such as UART, @@ -1401,6 +1489,7 @@ config SM_GCC_8250 tristate "SM8250 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8250 devices. Say Y if you want to use peripheral devices such as UART, @@ -1410,6 +1499,7 @@ config SM_GCC_8350 tristate "SM8350 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8350 devices. Say Y if you want to use peripheral devices such as UART, @@ -1419,6 +1509,7 @@ config SM_GCC_8450 tristate "SM8450 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8450 or SM8475 devices. @@ -1429,6 +1520,7 @@ config SM_GCC_8550 tristate "SM8550 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8550 devices. Say Y if you want to use peripheral devices such as UART, @@ -1438,6 +1530,7 @@ config SM_GCC_8650 tristate "SM8650 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8650 devices. Say Y if you want to use peripheral devices such as UART, @@ -1447,6 +1540,7 @@ config SM_GCC_8750 tristate "SM8750 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM8750 devices. Say Y if you want to use peripheral devices such as UART, @@ -1465,6 +1559,7 @@ config SM_GPUCC_6115 tristate "SM6115 Graphics Clock Controller" select SM_GCC_6115 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6115 devices. Say Y if you want to support graphics controller devices and @@ -1492,6 +1587,7 @@ config SM_GPUCC_6350 tristate "SM6350 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6350 + default m if ARCH_QCOM help Support for the graphics clock controller on SM6350 devices. Say Y if you want to support graphics controller devices and @@ -1501,6 +1597,7 @@ config SM_GPUCC_MILOS tristate "Milos Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_MILOS + default m if ARCH_QCOM help Support for the graphics clock controller on Milos devices. Say Y if you want to support graphics controller devices and @@ -1510,6 +1607,7 @@ config SM_GPUCC_8150 tristate "SM8150 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8150 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8150 devices. Say Y if you want to support graphics controller devices and @@ -1519,6 +1617,7 @@ config SM_GPUCC_8250 tristate "SM8250 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8250 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8250 devices. Say Y if you want to support graphics controller devices and @@ -1528,6 +1627,7 @@ config SM_GPUCC_8350 tristate "SM8350 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8350 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8350 devices. Say Y if you want to support graphics controller devices and @@ -1537,6 +1637,7 @@ config SM_GPUCC_8450 tristate "SM8450 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8450 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8450 or SM8475 devices. @@ -1547,6 +1648,7 @@ config SM_GPUCC_8550 tristate "SM8550 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8550 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8550 devices. Say Y if you want to support graphics controller devices and @@ -1556,6 +1658,7 @@ config SM_GPUCC_8650 tristate "SM8650 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8650 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8650 devices. Say Y if you want to support graphics controller devices and @@ -1565,6 +1668,7 @@ config SM_GPUCC_8750 tristate "SM8750 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8750 + default m if ARCH_QCOM help Support for the graphics clock controller on SM8750 devices. Say Y if you want to support graphics controller devices and @@ -1583,6 +1687,7 @@ config SM_TCSRCC_8550 tristate "SM8550 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the TCSR clock controller on SM8550 devices. Say Y if you want to use peripheral devices such as SD/UFS. @@ -1591,6 +1696,7 @@ config SM_TCSRCC_8650 tristate "SM8650 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the TCSR clock controller on SM8650 devices. Say Y if you want to use peripheral devices such as SD/UFS. @@ -1599,6 +1705,7 @@ config SM_TCSRCC_8750 tristate "SM8750 TCSR Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the TCSR clock controller on SM8750 devices. Say Y if you want to use peripheral devices such as UFS/USB/PCIe. @@ -1608,6 +1715,7 @@ config SA_VIDEOCC_8775P depends on ARM64 || COMPILE_TEST select SA_GCC_8775P select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SA8775P devices. @@ -1619,6 +1727,7 @@ config SM_VIDEOCC_6350 depends on ARM64 || COMPILE_TEST select SM_GCC_6350 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM6350 devices. Say Y if you want to support video devices and functionality such as @@ -1639,6 +1748,7 @@ config SM_VIDEOCC_MILOS depends on ARM64 || COMPILE_TEST select SM_GCC_MILOS select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. Milos devices. @@ -1660,6 +1770,7 @@ config SM_VIDEOCC_8250 depends on ARM64 || COMPILE_TEST select SM_GCC_8250 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8250 devices. Say Y if you want to support video devices and functionality such as @@ -1679,6 +1790,7 @@ config SM_VIDEOCC_8550 tristate "SM8550 Video Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SM8550 or SM8650 or X1E80100 devices. @@ -1690,6 +1802,7 @@ config SM_VIDEOCC_8750 depends on ARM64 || COMPILE_TEST select SM_GCC_8750 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SM8750 devices. @@ -1730,6 +1843,7 @@ config KRAITCC config CLK_GFM_LPASS_SM8250 tristate "SM8250 GFM LPASS Clocks" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the Glitch Free Mux (GFM) Low power audio subsystem (LPASS) clocks found on SM8250 SoCs. @@ -1739,6 +1853,7 @@ config SM_VIDEOCC_8450 depends on ARM64 || COMPILE_TEST select SM_GCC_8450 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on Qualcomm Technologies, Inc. SM8450 or SM8475 devices. --=20 2.51.0 From nobody Tue Jun 16 04:40:54 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67F1330ACE3 for ; Thu, 16 Apr 2026 08:11:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327118; cv=none; b=I/QZavJ6vOyzZE/YAXe57VYep0CMot5FZl1D1k6atnp4SOacTxvjzMST//EaO47vwXXSxE7IIeDNwuCdqsZpB83un+5M2kUGwjVutG9VrFE1Uan74tQoxLtqsLi4iQ3jAazVAvqAJsX/8E5/izBOGGyjbG/3S+wWpQVWdl8hmEE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327118; c=relaxed/simple; bh=Al+Xd0VzOSRuBt6wM43C97nMZHriDCsl2+EbCvVx8tY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=bOYg2VMf0teHw23ogm5zJUBd8mYnwpNTkhkDztYaL7jhTxV/XG9PC75mX5jE49t1LzKczdl0ub3GfI5liQdUBCT5avnyT11Y8rh3hoNNFzM98SC6H7NcmrQj14b26W2sr8MOn0pzmNGxiv4vcr99006E0BLXV5Tsdj72Kq93Nhw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Kik5vsGg; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=dl0IGmtF; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Kik5vsGg"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="dl0IGmtF" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63G6oiS9218900 for ; Thu, 16 Apr 2026 08:11:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= sr2aBtEefmYrlQQ2L55xZbCJXcQBBJugvs+biKl+mgk=; b=Kik5vsGgEfw0WJA0 qVKfDYzOZIy3VpPyE9GOmksb8jsoxGq816CXFC1x5Tu7/LyrM6FgfkoGOcKGpteS 6UPvqxrmZ0FA7LAcNKHHcsrlof/WUxTC3m1miC5j+HuYOvVdqHUIa+2FB0+C8UMt XMdKf6FyTIhb5hw2qU7OYiRNU5G83fv/D6K3EYXJrXJCqI6czWyua7Q/MjlszkUk TV7Q2S52fVrJyQ0AbsjCEPh95xJSs3TqH2Rx164RBLdumcJHuAXJ1AjxLyPxE+YR TQlGLweH8CdOHSrtrOoUZK9GIwya4ypalsYgncYzBXHvsIXOWVGxVFgXcbzMW/5s NaD6tw== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djtuyg8xg-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 16 Apr 2026 08:11:55 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-50b4076dc16so227604091cf.2 for ; Thu, 16 Apr 2026 01:11:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776327047; x=1776931847; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=sr2aBtEefmYrlQQ2L55xZbCJXcQBBJugvs+biKl+mgk=; b=dl0IGmtFFVxkJoI9R4hjMEYhmQ17BJEhR7K2nOloomH/Aw48pKQMDqDuVQX333zXoL G9Wo4Y+9knPef/Ld+3atM95x5P/FohMp5LYQL8onxmFEfWnDu/gxvtRufAgJnjTw1+4n DJK8BQCk+aDS43/4jjInjwqa9I609XpT9LDUUyGpZE65RVIRuV/iVcFmYky8UJR5CKUH pXJEWF4icLoDF5BFcpNIHN9J9Ikmz0HobeD+8+iONlzYIMLyqJrPtXCVqbEj5usg/VKN CkvvtY1aqw9NcFpwMPssU3thY0kN69oZkbMqdcbsuZMzVGHvWhQ2e8zxX/O3rLGzj0aE tG2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776327047; x=1776931847; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=sr2aBtEefmYrlQQ2L55xZbCJXcQBBJugvs+biKl+mgk=; b=Fu3gr3Gg9WhgUEeEc/OFjxYKlo/PABnIe5lw6wPlmI3aSsq0TerhyVqN78EqVuRkKh wTK5OL39EqNSLH54dhTRjk7HmRh2pxi9/0S4bEPMAl6iMqhEkbA5q9H7WBXVXMlhWfJU yJHDjZ5bgElJOdKYyz7RltX/FWIpq9viNXe+9+lM3vX77OZTFrGIQ0BWGCZFWlhYNMei auT37068V6VV2UrFFpLpgpNW9Qu6r2hssDXgPmqMy0A1wDgJI8UgoYNbRehfGBE7mGlE BdeAuGTXbirDKnXi1tp8gM4wrEAnp0GmkuqF4jgZN8IRB1EjtdWxvQiEbi0EmObCNWJh lBqg== X-Forwarded-Encrypted: i=1; AFNElJ97CyKr8BKH8ELYk43RUZycEekXb+PmQtcRUs21Kzvw7RyobLmfsHVSxuieUERcFmd6yKj7vpYkWnrZx3U=@vger.kernel.org X-Gm-Message-State: AOJu0YzRicc2PiF4BsyZmOca4W3tKcmnt26S8DDl1vXwFjjH/ufhe9yn on2+++4wsAySOUUEuLlyCGCqfCQUn3iZ5n56W/znSZd1a4/MJfI+oEDtQTQDdRSZR4VHXj3eNPh dVndAwjY1zJadB22/2hQ3Y1Ux0FATwQEOmZF1yCXCTdMZLihCkieEkNNTQgNJceBtE0I= X-Gm-Gg: AeBDies9ciQR/AeDLWYEN20kg13C3Ng9UBqBb+JilqclWeTCiDjeQ5rLwmZBA5Xzfjq Kv3dr4PZ7Mr6Sv7n1KKJlVPYSKFdAvaqQvSJxAR0r3h1cA3nlADUG4BUeKYlvrkV0rR1H5CscuA XK4VExvJvDiGqXnBryl/ktbAnptVEHhhkNUjtcR0hGdxVG6FUU3nuKhLVtl+LxM3ABnKMCCa/8c xvrZzKSfpnmKeXA+uQ18+1uFlHqPaHdampGRWtk3bkXthfCpBV84xWNdi8gJFWMl+d6/2SCj8ZV xmMl8igz5AXeOLupagGjh6vR0JZcvCP9QF9fzwJNNrwSBY+cSyhfCSRtfBg4Zp3f/9M9wD9yyr5 8b7pl5tFpdAahwcBd0TLc0BzICLEZX07zS1zPs1bL2RVo X-Received: by 2002:a05:622a:a94e:b0:509:2579:283e with SMTP id d75a77b69052e-50dd5c0b95bmr297273471cf.28.1776327047326; Thu, 16 Apr 2026 01:10:47 -0700 (PDT) X-Received: by 2002:a05:622a:a94e:b0:509:2579:283e with SMTP id d75a77b69052e-50dd5c0b95bmr297273291cf.28.1776327046860; Thu, 16 Apr 2026 01:10:46 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35bf1esm12059571f8f.16.2026.04.16.01.10.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 01:10:45 -0700 (PDT) From: Krzysztof Kozlowski Date: Thu, 16 Apr 2026 10:10:31 +0200 Subject: [PATCH 3/4] clk: qcom: Add defaults for desired arm64 drivers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-clk-qcom-defaults-v1-3-579e75c4cfe5@oss.qualcomm.com> References: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> In-Reply-To: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=9762; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=Al+Xd0VzOSRuBt6wM43C97nMZHriDCsl2+EbCvVx8tY=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp4Jl9XUAGfjan3dLDD74vZePPkSiCtF+nWAKKU EHLxkRkJ1GJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaeCZfQAKCRDBN2bmhouD 19gBD/wNb/8a5AcV8d9xNNFVQULrgjSDCVp/Fn4z3dHQW0PzNhDDmPcbWB/JMmMZCAb75AD/Cl+ ujHpz8ZEckeNNy0+wwVCxDJkf8wBAklsn7Pg4zU6JoiWFhO3zGTwUaos9O2pbkGm4PJmk2S2fN3 NVGd6B2OmP4ZkX9DpztUzdpaXhSsr3Rak8NDnZU8UbqOXxGYLsKTzdDRVIquEqoIRAEZAFskmSy 6fFx/v9sy1nruDCfOml+dMBcXB5RVxy56BJ/QUNagbbCpQgyFhCUu8le0KfX1E+m2CRJiDcwwar ayuWKJhgvC8qYuPfV3x3uR/ZfmV4YkpnvTFC4mIrk+NweoVSz3PmUjd2y6khGuY6/khaD4r6Hpp cIU8OTTDElTl6z3Lyb1O2MPDd8778erVqqm2+M5dr6VzHvUZVgy/PTmh63LyBvMhiiDnEeioKA5 iIg7sJJjRI/dLF/JgKxjebca9RKUJMeQUvacSfRvfZd/X88XjA9bB2d/DKldM8dCkmFO4ZWybrN 8ysWRFZTOuWwdVhR6bYJ5UC63F+Fun+9xCqxR9PMF8JQyLjXb9gYW6tN/8w7bgNxOCmrsmsCz0X lqlj2GHvBDLgCpJ8glogPqMLmARwVK6OBxNbDcjRD/xFO/5U3rq4MPopt8K7gMrQfVOK1FH8PMF RopgC/Zc31/OkWA== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE2MDA3NiBTYWx0ZWRfX/I3GwSPLvdUB ydNmOrz0bTot2ku0prs3Pt8AKp080lyACV56Noiqyz8sFgX6b+uN6lmg/55LF7i0tg9pYsEGuyc 9yEe4EvgO3Qkwm9qIPZH6tJeXtfmQ+Bh+xTgM+QLQRYZvhQ20YYu0EoFlj1AX+Y8GQDYc/cA95Y w2sPm3mlQYsbktqyG/1/Y57DsPSK+tsYKZ8L+lYQMyaZ3JpKD3WWO9OnZfpmiBPLuiVaGdkcOgi c/oTlvXBUNj82HNTwF5S5TmXP9tyVsvcpmy/jf2MKsR4c7ai02EL9qBxwXlTGLtFp+FbCKuy8oI 06HkRTowXutdeOn4QFM7etTDVA8snoYmtva6nNEFvlqfaGl+CVthKZOaEliy8O5PAGLzZHRm7H1 aOLEic0FgkZkez4iyZWHHKLVF4zPrSpY9inR5q4hyPAGWb865AFEDCldl/eiUkvl+0SVDieEZiM x1tZYQGfBkgO8+Vog1Q== X-Proofpoint-ORIG-GUID: jRkG0vhhfsRJlvZUM2nYsr3L0Ub1U3KP X-Authority-Analysis: v=2.4 cv=Ipgutr/g c=1 sm=1 tr=0 ts=69e099cb cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=gtlUWFdD0XfoLoC-UmoA:9 a=isR4AqL0EaFW8Alr:21 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-GUID: jRkG0vhhfsRJlvZUM2nYsr3L0Ub1U3KP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-16_02,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 adultscore=0 malwarescore=0 phishscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604160076 Clock controller drivers are essential for booting up SoCs and are not really optional for a given platform. Kernel should not ask users choice of drivers when that choice is obvious and known to the developers that answer should be 'yes' or 'module'. Enable drivers for upstreamed or being upstreamed SoCs, which are not yed enabled in defconfig: Glymur, Nord, SC7180, SC8180X, SC8280XP, SC7280, QDU1000, SM4450, SM7150, SM8150, SM8450, SM6125, SM6375. Note that main GCC clock controller drivers are usually already enabled for these. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio --- drivers/clk/qcom/Kconfig | 29 +++++++++++++++++++++++++++++ 1 file changed, 29 insertions(+) diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index d11c5ea8be83..b0c0208d7574 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -73,6 +73,7 @@ config CLK_GLYMUR_GPUCC tristate "GLYMUR Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the graphics clock controller on GLYMUR devices. Say Y if you want to support graphics controller devices and @@ -91,6 +92,7 @@ config CLK_GLYMUR_VIDEOCC tristate "Glymur Video Clock Controller" depends on ARM64 || COMPILE_TEST select CLK_GLYMUR_GCC + default m if ARCH_QCOM help Support for the video clock controller on Glymur devices. Say Y if you want to support video devices and functionality such as @@ -161,6 +163,7 @@ config CLK_NORD_GCC tristate "Nord Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on Nord devices. Say Y if you want to use peripheral devices such as UART, @@ -737,6 +740,7 @@ config QCS_GCC_404 config CLK_NORD_TCSRCC tristate "Nord TCSR Clock Controller" depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the TCSR clock controller on Nord devices. Say Y if you want to use peripheral devices such as PCIe, USB, UFS etc. @@ -797,6 +801,7 @@ config SC_CAMCC_7180 tristate "SC7180 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -818,6 +823,7 @@ config SC_CAMCC_8180X tristate "SC8180X Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_8180X + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SC8180X devices. @@ -850,6 +856,7 @@ config SC_DISPCC_7180 tristate "SC7180 Display Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SC7180 devices. @@ -966,6 +973,7 @@ config SC_GPUCC_7180 tristate "SC7180 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the graphics clock controller on SC7180 devices. Say Y if you want to support graphics controller devices and @@ -995,6 +1003,7 @@ config SC_LPASSCC_7280 tristate "SC7280 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7280 + default m if ARCH_QCOM help Support for the LPASS clock controller on SC7280 devices. Say Y if you want to use the LPASS branch clocks of the LPASS clock @@ -1036,6 +1045,7 @@ config SC_VIDEOCC_7180 tristate "SC7180 Video Clock Controller" depends on ARM64 || COMPILE_TEST select SC_GCC_7180 + default m if ARCH_QCOM help Support for the video clock controller on SC7180 devices. Say Y if you want to support video devices and functionality such as @@ -1117,6 +1127,7 @@ config QDU_ECPRICC_1000 tristate "QDU1000/QRU1000 ECPRI Clock Controller" depends on ARM64 || COMPILE_TEST select QDU_GCC_1000 + default m if ARCH_QCOM help Support for the ECPRI clock controller on QDU1000 and QRU1000 devices. Say Y if you want to support the ECPRI @@ -1204,6 +1215,7 @@ config SM_CAMCC_4450 tristate "SM4450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the camera clock controller on SM4450 devices. Say Y if you want to support camera devices and camera functionality. @@ -1221,6 +1233,7 @@ config SM_CAMCC_7150 tristate "SM7150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_7150 + default m if ARCH_QCOM help Support for the camera clock controller on SM7150 devices. Say Y if you want to support camera devices and camera functionality. @@ -1238,6 +1251,7 @@ config SM_CAMCC_8150 tristate "SM8150 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8150 + default m if ARCH_QCOM help Support for the camera clock controller on Qualcomm Technologies, Inc SM8150 devices. @@ -1257,6 +1271,7 @@ config SM_CAMCC_8450 tristate "SM8450 Camera Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_8450 + default m if ARCH_QCOM help Support for the camera clock controller on SM8450 or SM8475 devices. Say Y if you want to support camera devices and camera functionality. @@ -1294,6 +1309,7 @@ config SM_DISPCC_4450 tristate "SM4450 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_4450 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM4450 devices. @@ -1315,6 +1331,7 @@ config SM_DISPCC_6125 tristate "SM6125 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6125 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6125 devices. @@ -1325,6 +1342,7 @@ config SM_DISPCC_7150 tristate "SM7150 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_7150 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM7150 devices. @@ -1357,6 +1375,7 @@ config SM_DISPCC_6375 tristate "SM6375 Display Clock Controller" depends on ARM64 || COMPILE_TEST depends on SM_GCC_6375 + default m if ARCH_QCOM help Support for the display clock controller on Qualcomm Technologies, Inc SM6375 devices. @@ -1432,6 +1451,7 @@ config SM_GCC_6125 tristate "SM6125 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6125 devices. Say Y if you want to use peripheral devices such as UART, @@ -1451,6 +1471,7 @@ config SM_GCC_6375 tristate "SM6375 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM6375 devices. Say Y if you want to use peripheral devices such as UART, @@ -1460,6 +1481,7 @@ config SM_GCC_7150 tristate "SM7150 Global Clock Controller" depends on ARM64 || COMPILE_TEST select QCOM_GDSC + default ARCH_QCOM help Support for the global clock controller on SM7150 devices. Say Y if you want to use peripheral devices such as UART, @@ -1550,6 +1572,7 @@ config SM_GPUCC_4450 tristate "SM4450 Graphics Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_4450 + default m if ARCH_QCOM help Support for the graphics clock controller on SM4450 devices. Say Y if you want to support graphics controller devices and @@ -1569,6 +1592,7 @@ config SM_GPUCC_6125 tristate "SM6125 Graphics Clock Controller" select SM_GCC_6125 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6125 devices. Say Y if you want to support graphics controller devices and @@ -1578,6 +1602,7 @@ config SM_GPUCC_6375 tristate "SM6375 Graphics Clock Controller" select SM_GCC_6375 depends on ARM64 || COMPILE_TEST + default m if ARCH_QCOM help Support for the graphics clock controller on SM6375 devices. Say Y if you want to support graphics controller devices and @@ -1678,6 +1703,7 @@ config SM_LPASSCC_6115 tristate "SM6115 Low Power Audio Subsystem (LPASS) Clock Controller" depends on ARM64 || COMPILE_TEST select SM_GCC_6115 + default m if ARCH_QCOM help Support for the LPASS clock controller on SM6115 devices. Say Y if you want to toggle LPASS-adjacent resets within @@ -1738,6 +1764,7 @@ config SM_VIDEOCC_7150 depends on ARM64 || COMPILE_TEST select SM_GCC_7150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM7150 devices. Say Y if you want to support video devices and functionality such as @@ -1760,6 +1787,7 @@ config SM_VIDEOCC_8150 depends on ARM64 || COMPILE_TEST select SM_GCC_8150 select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8150 devices. Say Y if you want to support video devices and functionality such as @@ -1781,6 +1809,7 @@ config SM_VIDEOCC_8350 depends on ARM64 || COMPILE_TEST depends on SM_GCC_8350 || SC_GCC_8280XP select QCOM_GDSC + default m if ARCH_QCOM help Support for the video clock controller on SM8350 or SC8280XP devices. Say Y if you want to support video devices and functionality such as --=20 2.51.0 From nobody Tue Jun 16 04:40:54 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 137E937B40A for ; Thu, 16 Apr 2026 08:10:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327052; cv=none; b=g/dfZMcL6pRGG0tLCX8A4UJ01gtnaTnZfxSfOX4NIAGkzuvmIeYXWbb0+FZ4j0mrLn2HB1eai6+r3TovJxS5Zf+8+gCoPVopU2EtW6zJg+Nf5/A8+xLwYfNdWJiRQASxNEI/CNr0Fz3MIP0zQIZ2sUo0+7qMInaCj/p6XH/o6ag= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776327052; c=relaxed/simple; bh=iOBwFcKIvGQfGatKncFnezTrgtTDmjTNCFZPI/HqB0Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fRGu93b3aXDrekTDxcm2Sg9Bb1a333OU56vVFtDZDLAeB6CmrpLX0CGmZT2DjkVpYs5tt2Wvn8wxaomB3Q+0qsckKfBZMBw431km4nRutwdwwpNtcxhDp+JOqQmyuHLA9pOtX4JhaYZSp0uow0e6uX+wLfjMPKC7BjjZ149bXgg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ExFs+Tsq; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=gV4SG2oK; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ExFs+Tsq"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="gV4SG2oK" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63G2GN3f1792380 for ; Thu, 16 Apr 2026 08:10:50 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qmdRSOrfWdzGH2dtdqH2Qk8BoA+tbtyxvzoU2E+gQTc=; b=ExFs+TsqAqZECKAu MnlxwWapKXxFRR/Os7lP4P6WjwPf+utmDsXczipeiz+ELKLZrUZp5pj73+6zVg5l b/KXkimEtkxOZry5jhcPZHb+e7CnbBCFpa5g5iR8K1iNShTyhkZF8vz8cMR5TmGg 3KOnR/yUGeEoyYBjczDx9Zpj5dQ6Im0kl5UCyjWm7MxMk198UIcx6lK0l/7MG9n2 f+ruWrNIJYX4JlBUeU+0ooK86ndVhqMT6RQ3bknsATQ3O5HuS6hLxxtQOE9HcHco IbYbwDZSbdKzDzPNHy3Emet5qqJU+onnBdA4r00DYstrJItGR1T2s1NW8rWSUpOP HlH+4w== Received: from mail-qt1-f198.google.com (mail-qt1-f198.google.com [209.85.160.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djd5ptw0b-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 16 Apr 2026 08:10:50 +0000 (GMT) Received: by mail-qt1-f198.google.com with SMTP id d75a77b69052e-50d890580e1so150303541cf.3 for ; Thu, 16 Apr 2026 01:10:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776327049; x=1776931849; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qmdRSOrfWdzGH2dtdqH2Qk8BoA+tbtyxvzoU2E+gQTc=; b=gV4SG2oKaVZPQenoGYBxSppgScbDpY0oeMCPgXK+XIUJvjTdyi0clS4Lp5jO4xX+Uw jQKubexFT3XMobAa1B7UeYxYl/JEk/0k6/gJ3wqVwzWKF0X82JAUaKDuQX/1bueQx9OB q3KJgNT0yQ3Xve51NgtTNkqIkoTPAnLKKKbEVCMZpV8bXoH2nLYZ/zso9H7iM9Acmurz Bmap1YT6EKT6upe1akffvDOL31S43fGfW/B1h9jxAx0psG+ifmZj85OHdxI3vHtfXX4a myot+98o6zli4vuvnPVRm5i6Hk90FvUlsrQGPouJxvJS7ud983pCIWhPxX8KXojcyQB/ ngGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776327049; x=1776931849; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=qmdRSOrfWdzGH2dtdqH2Qk8BoA+tbtyxvzoU2E+gQTc=; b=D0Mr7TGvVjU8lFhy1EQSuk4QnnsgsS8PwsnqTwEjzBEFbFzaoWMgVcT4eSgRRRur/O 5+v/T/eq88T3u+Xt65VJ5pzaqekxAkFRcr1Ly06JVY2KBwMBlSMZoioZriBsjHhI0oAX 0EHlTIdu5vG3/DRBUrv22iuFWjs2jOHpyw+Ihnu8ra+4P98MKA45l2K8EfE/8xeImJme m0QL8xKafU7l+Tke1msd7Q5AQmR2b/FUULVCm3K9/ILIbOzWudeioB6Hs5b6LTseeh/p cttdzLkmxqsLxryIvJ05hYvPBjGhp+bZM4HHo9Td+dbGO/ufrBBlL/R9qKYjP0B1rBmd aBQA== X-Forwarded-Encrypted: i=1; AFNElJ+mu4FOqaeVCWFSzccG4XUKoNMStWxnsW6evBqRZlLX7oL6sCFXoBaCR4aXb3Ye8CoV85E5RUyJQhKICYg=@vger.kernel.org X-Gm-Message-State: AOJu0YyisQVrj6UkgybT/nFP47DHDivesuvrZy0ymBBViP4on4AFCg/G Kn17u9J9O/QocGXpnUkpFOegtxIaqXGK9n8F8o9xuPSrctQaIPXXYUbtaQsSt8irRcOe/7meMC2 2vziuFlTmv8i4eFXii0YC4TyDve/3UCT1Tpy2OyO0sMDqnelZjHWybBE8pjm/EXPUqTE= X-Gm-Gg: AeBDieuEqBm2FGW8YdPq6l+CWIJk65LHl1IxK//7oWzR6E/optVcXajO8w0YN8RCHt7 CR15yp9TKWvXj0x84yCnYhwqi95dA8bkg6i1l0qOgU/uvJmLCHBC9+plgssBBERjtW33CdasgVA A3XOhQz1E8/z0DyIeTxOj5dnxe611ORD/aC+FbdfkRuFEf1MYZsTuJ9w7lbtYXWg7wB4Lw7ZN56 neUCJ429uMLFCVvyVorXg54pjz2ygijzCbgp+2FpfHI7CnitZRcdxM0A7L73Ky0skjgyNgR9p7v 15vZZOs6N8ye0sk7jmBe6JGIgxBTKG0JD+l69jZPEWKM8quM6qq0lYqGMhUYrVKcvJNRTfYHisb Vv70g/dO31sJxmlFV3kkQT5UVyaFyAoDCpXAZjnrbEHl7 X-Received: by 2002:a05:622a:90d:b0:50d:a3a3:e62d with SMTP id d75a77b69052e-50dd5ad9791mr359345531cf.15.1776327049461; Thu, 16 Apr 2026 01:10:49 -0700 (PDT) X-Received: by 2002:a05:622a:90d:b0:50d:a3a3:e62d with SMTP id d75a77b69052e-50dd5ad9791mr359345301cf.15.1776327049070; Thu, 16 Apr 2026 01:10:49 -0700 (PDT) Received: from [127.0.1.1] ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43ead35bf1esm12059571f8f.16.2026.04.16.01.10.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Apr 2026 01:10:47 -0700 (PDT) From: Krzysztof Kozlowski Date: Thu, 16 Apr 2026 10:10:32 +0200 Subject: [PATCH 4/4] arm64: defconfig: Switch Qualcomm SDM845, SM8150 and SM8250 drivers to modules Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260416-clk-qcom-defaults-v1-4-579e75c4cfe5@oss.qualcomm.com> References: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> In-Reply-To: <20260416-clk-qcom-defaults-v1-0-579e75c4cfe5@oss.qualcomm.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.15.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=1099; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id; bh=iOBwFcKIvGQfGatKncFnezTrgtTDmjTNCFZPI/HqB0Q=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp4Jl+GhsWbJFWKls+wWS1ST7dtotqxded4QJY1 zCerjtPS+OJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaeCZfgAKCRDBN2bmhouD 14J5D/479m+/aEARiVp1h0fNlHlCxuW//9GdOvResmwpfT1EVfFqvBN3pc+eoQLeLcq+7ITS97f gf406oeTJPEobJGvGSZbc50VQMAokMsGuCpjIr3mhYyM9CS9nyRsGJOIyMCJUSttFk5C/CEJ076 dsrh3xq04v572c+iuclUGzLXxVEH4l3I1jh9jEPNg4I+6RvQ6cqam9GJvsn/N1U99vtliNrDyMy v42YPPZxIiCMr+9J1PJsYnq/A2KLqbFrqGeav0sZzUJ+eYfsn7jBkYU8rD6VE5zicP/P85vSsp0 CdJGemMApGb5UNvTW6M/8DY4ldV1i5MciW7aXWNZyUTTYAnC1LSozR8z7dEn3jDmgTOrwF/yniI 4ajpzd9s7fif60H6bwD2k8kD0mwzrvgIKOsgSm+bs6jpK8XL/ey7Z7MF72br9O9J3G3TX4+2VDO XiOte2l/kAVKkxg5wjlK8uy03RzUJfuOSng5/4EDILOO+3pDnya1WfZBIyHcn5rFXvZK12prlgR S1rFwNlJg8iUY5C5FGl1gTUzP5hhqqWGmZPGL4rIM/is/6KJr2I2+528mKByj99aWF+oziN5/rg ZUE6NfpV9cSn/9trOG0mGIbYmUHQiyj0tOHGgnu1enMRPVBjnJJFCFWrD7P8wINMmnd7jwYUlrA EOBi3M6V/iPkoNw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B X-Proofpoint-ORIG-GUID: JNAzVah6qWdVjdth8i8-m2jK6mTMmE9Q X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE2MDA3NiBTYWx0ZWRfX5hE++qUQXAj4 WlmM71KD73g2LglcrEwrK2xmwUKV4F8r2hlOLzEbHIXaDBHy/sopr5IGxlhSK1tMz5DdLQ8X96i nHSgBZyAvUKz+k2fxkQ4xTJLp6OjNCxorMYcTjd1gydyOQKlIqLwDywj3eoNN8bn7sUBv3Udxd9 DId4tPj3vFLf8iUX7K4ZCQCd1wDWapCnKhtr9nwtVuF2XmTdShhvw/7PJiAYlDHdg5D4z6jm2dS XoMMQE+hPfXY7+VS+knEVNOczOhWkgcwFgPSYmNlaX16B+a0YagMFjlO5JRXaVwag/jHivZ+rDl hpZm5uaY2ZDfpc7ghmkLSCzkzxz/SXrAEZLHave51D5cVcyqKEDZPaHLbfhYyKgmoEWWtPQXwfb 0Ef0WZVlGPagPDvRLPtgKHTrHg6oAFrew64ofu/u5YR6aJJepL5yKjKDAHPzFf8b++sTRKny3hc QqBs2hFZph3zJzXkRAA== X-Authority-Analysis: v=2.4 cv=AcmB2XXG c=1 sm=1 tr=0 ts=69e0998a cx=c_pps a=mPf7EqFMSY9/WdsSgAYMbA==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=EUspDBNiAAAA:8 a=VVS3ecdOb3HaevTN2i4A:9 a=QEXdDO2ut3YA:10 a=dawVfQjAaf238kedN5IG:22 X-Proofpoint-GUID: JNAzVah6qWdVjdth8i8-m2jK6mTMmE9Q X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-16_02,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 lowpriorityscore=0 spamscore=0 adultscore=0 priorityscore=1501 phishscore=0 malwarescore=0 impostorscore=0 clxscore=1015 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604160076 Dispaly, GPU and video clock controllers on Qualcomm SDM845, SM8150 and SM8250 SoCs should not be built-in because they are not necessary for platform bringup to shell or even mounting rootfs. Drop their explicit selection in defconfig, relying on defaults which makes them modules. Signed-off-by: Krzysztof Kozlowski --- Depends on previous patches. --- arch/arm64/configs/defconfig | 7 ------- 1 file changed, 7 deletions(-) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index e2e5784ad329..296fc0cf7d3e 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1481,14 +1481,7 @@ CONFIG_MSM_GCC_8996=3Dy CONFIG_MSM_MMCC_8996=3Dm CONFIG_MSM_GCC_8998=3Dy CONFIG_MSM_MMCC_8998=3Dm -CONFIG_SDM_GPUCC_845=3Dy -CONFIG_SDM_VIDEOCC_845=3Dy -CONFIG_SDM_DISPCC_845=3Dy CONFIG_SDX_GCC_75=3Dy -CONFIG_SM_DISPCC_8250=3Dy -CONFIG_SM_GPUCC_8150=3Dy -CONFIG_SM_GPUCC_8250=3Dy -CONFIG_SM_VIDEOCC_8250=3Dy CONFIG_QCOM_HFPLL=3Dy CONFIG_CLK_RCAR_USB2_CLOCK_SEL=3Dy CONFIG_CLK_RENESAS_VBATTB=3Dm --=20 2.51.0