From nobody Wed Apr 15 13:18:54 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 31AC7392C3A for ; Mon, 13 Apr 2026 06:26:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776061585; cv=none; b=jzKAsWm9XCvZHyKZFwMAmNjSYSkmlIJsaMNIVap7c2HPuHDCVaeIsRxJXxZDEcpRJN+OhF/Rt+iV8a+Cj3MQY6AacAweOZoLPEseyVLG8SypEM99i/DqT0muUSta8RFyu1ixSnb2NNd/E2BsQ8YZlHQi++s3o7AY2CeKNE2oyBw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776061585; c=relaxed/simple; bh=/sh7p4m3hFNioD0epggEq613q+NXtlboppQCvliy7QU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=uzACyLdmXS4Gzyba0GGHVe2PkV86mX4gQ8+4/WS1pY/nqy3dgXWnCNe90y0fg0Hw5nUTZyhKlnoH1zjycyeIQ4RrbG7SUkRU8vCmxIm7VVHYCjCZVwZ3bXKISXAqNtod366EdHqPdeLQI8wbRsmMJ8HzZEWQNuD+imPWK39V6ZY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ih1JlhP0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AtxRPHK5; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ih1JlhP0"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AtxRPHK5" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63D5VkZ92784365 for ; Mon, 13 Apr 2026 06:26:23 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= DKF85qW/Qlo6fJnzknZySfPyHFggl0ikhnUJiBDk1bY=; b=ih1JlhP0Cu/Lo6oi XBvnKymAxEa/lPLN69VIPOZIYO/6r0Fi1dqUvIwdSiab0V+FRPyyF99mgB2Gn54Q xvPZiBxyqReh02fa8EqPK+8dR5k2RVEqBRhdx/ENWUBsKYlKIX5vt2/FCiRLtOew A7CNq+R/p0jUuHnbQPFNS6cY5qXb/rJPWWNHL8j0hkvGFwAQnRedGl4Zpa1GXhzK kafZEACxfr0cBZijvZN8agnROOVC8ZKGuFUfDGaMPcTTDuYErx2CCV4MVBH1uZzA D2u7CKf+5YVvoKSHt57L3q+MxnISjktqSfOj5qzCDbWE26pGj9VPWKgyM3M2n1Br 330XaA== Received: from mail-dy1-f197.google.com (mail-dy1-f197.google.com [74.125.82.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dfjbpbr9k-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 13 Apr 2026 06:26:23 +0000 (GMT) Received: by mail-dy1-f197.google.com with SMTP id 5a478bee46e88-2ba8013a9e3so4591880eec.0 for ; Sun, 12 Apr 2026 23:26:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776061583; x=1776666383; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=DKF85qW/Qlo6fJnzknZySfPyHFggl0ikhnUJiBDk1bY=; b=AtxRPHK52P75lRDy1j2QK226YeI+q8sLQ0TyS0xmvm87f1qAi6KE07N9wQvkO96tl+ qsKgjVnNXz41sy8cZ6KPUsthwqwIRcpg4pa7ylH/dhHjo1cuZ3D8bZdsyA0M3hlRwNCk xPTqnu/lJtXL1eywXsfmT5kVcYeTdn/hQIzMEksXbgdR9g2wr/Z9nLZjcfPX5l0I0L5r kvvuUPL2TJ1lJThhg2sQDAl33dyJnsAqazx8+gO4fDnkKObKrcxv3m5vEkKmLWAKoy0m OguBGRjZ5x+diLI7+v+Ajcs43D7ulE7VbWsNfF36hTB/Aut2k2kELxvXeWs/ES+OKOF7 /K4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776061583; x=1776666383; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=DKF85qW/Qlo6fJnzknZySfPyHFggl0ikhnUJiBDk1bY=; b=nYB/ZEexy5+CO85euTqNVbgAWEvMHSqOaA4B9OQPMCyJAasugjGaKG8+IcA3qEWAwm u4rDstSLNg/NOwQ/YGawTARrqw7tPM1NzKV1eVGWRRiohcoK+8DS64npGm1RVv5zhT/V wmpXii4d0KbaripKHbMK4ilLeGNlHSIaxdGRK6BLjlMpY8rYbP2fG6zZW8bvjv724OdE YV5v1Gk/qnfkaljW9dNYUyGG0+IBdqp/6sl39mBLGnsX86+SvpZ17WnS5BtF+dWw1eBp ufA4a/ItTBb4A1YHVDa/Tae8UpSkf2sW1StYrKOIqyzQPYAY4YdywsBpATTH4PaMSH0x SwhQ== X-Forwarded-Encrypted: i=1; AFNElJ/p81iY3c9Rm6TZJED9EQZcaSutJ70rJEvzerYtNKwTZJgjoyX8FskD2MRqLu/FOYrNzb3KgVQ48iQqfhQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzEj7z5Z5Ot98MVxN9q0nCD4JnHx23WTUM/Ch3InEPldDZhnH/K GlqBrC/PmqswlK48cjU42Id2QMyN3qo2S8KNQdCJML+RvHYI3opoxrI8SjXpVQ4zV4JHenlhNcE i42anjrQB2GNlJYJf7ckFdEvaqu/9oQKdW4C4t6ZnqHggGmephJajpeq1Amk0BiAuKSQ= X-Gm-Gg: AeBDies+LCn+hdmY67nuPqhq6T3C0etLY+hR2RdEAin618ThCSXsTGq2LV/Lb5kWU82 /gSGTu2aL+N4ykPhNbzAOPZm1UHQ+uoqMyO1ia60JVZ80eXC7gH99bTybMGWyhP3iLQVWAab3Rf XhHCQJ1/iiicraYUa8r3FmcUirVbYyRlJz/9VX9ycNVmsdly+qFBjAsLI6TqZR0rgK+cjetfm4I xlF9/30ckPDT0VbNkfAaus5O8BLFh6+0ABY7w3wl4wARlReesAcHshfqCfEK9B3M46OTTFGTfuA AvrUT/OGv4AmQmKrhkSZhqegQGFy5Q9l1Ji0BFORCoUqRRYtTTlCtgs3U0Q9iibCNbcEBBWM1pl kKKVmpGF0s1XVA2exK6YG6fHwJgkiXsBcK2gAyazVwuYRnypgZFYw1Lm4mty7VHA3nkE3 X-Received: by 2002:a05:7300:c99:b0:2d9:db50:c6d6 with SMTP id 5a478bee46e88-2d9db50cbfdmr527227eec.21.1776061582858; Sun, 12 Apr 2026 23:26:22 -0700 (PDT) X-Received: by 2002:a05:7300:c99:b0:2d9:db50:c6d6 with SMTP id 5a478bee46e88-2d9db50cbfdmr527201eec.21.1776061582246; Sun, 12 Apr 2026 23:26:22 -0700 (PDT) Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2d561cd3138sm15260935eec.14.2026.04.12.23.26.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 12 Apr 2026 23:26:21 -0700 (PDT) From: Qiang Yu Date: Sun, 12 Apr 2026 23:25:59 -0700 Subject: [PATCH v3 4/5] phy: qcom: qmp-pcie: Add Gen5 8-lanes mode for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260412-glymur_gen5x8_phy_0413-v3-4-affcebc16b8b@oss.qualcomm.com> References: <20260412-glymur_gen5x8_phy_0413-v3-0-affcebc16b8b@oss.qualcomm.com> In-Reply-To: <20260412-glymur_gen5x8_phy_0413-v3-0-affcebc16b8b@oss.qualcomm.com> To: Vinod Koul , Neil Armstrong , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Qiang Yu , Abel Vesa , Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1776061577; l=2900; i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id; bh=/sh7p4m3hFNioD0epggEq613q+NXtlboppQCvliy7QU=; b=pvccYJ1o+XBVXIlPJ+tXG8SdBY4cZG643kh3kxkqPJ32WmQKZoLgLWckoLu/KLilZa8tT+SVR 3Rht1St7TeLAaZpcCplH+tybzbwzKjQN8mG0cTjv7LEeCAofyQes+ln X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519; pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI= X-Authority-Analysis: v=2.4 cv=PuijqQM3 c=1 sm=1 tr=0 ts=69dc8c8f cx=c_pps a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8 a=HL6OuJMUPOiLb2Wyts4A:9 a=QEXdDO2ut3YA:10 a=PxkB5W3o20Ba91AHUih5:22 X-Proofpoint-ORIG-GUID: OGmyD1uebaNZ9htf5SvtKvIGVKTSkIlm X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDEzMDA2MCBTYWx0ZWRfX35XfSPiJxFu9 0FNemif/ImmCqRjYiuRQEFln0IQ/in9SgFbDlaWnJ/KVYI5p5K24z8JyI5XLIZEkGkUVHMpI4W/ L1gIsTZ6xOyo/6X3s52f59kEx6pmpwxlsZCqJsDqDvssgQbrjIxVVVOtnxFJEkjQheu5sziaeyf dpy02aBt6pJXF/uWyeKLUbmRNQoyeYAAP/rRLiOtg7/9zJ/fF6aK1+cvJqUsJNtBT1whgEg93NQ /CTs5SDKXI8DBHdaBgcHsbOJVD7p9oR0wPRIVT73O00bKbRc+XvfGKJmdSXm8/o68cpuw12dU5s C8TLe280r/7QosrtURrrzY7Irnstro6G5qOCAziXQjiHYwoy+2Y912h+S0PH5fQ3olo8N8yuZL1 Fpv0ORzhT3bisGR3yBHyd1CClsr6uiyAcgXyzrY5HZzED9k9ilp7sbX8014yICy0fLCe6UGI90M t3/SUsg1H6u/oA947Xw== X-Proofpoint-GUID: OGmyD1uebaNZ9htf5SvtKvIGVKTSkIlm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-13_02,2026-04-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 lowpriorityscore=0 suspectscore=0 spamscore=0 phishscore=0 malwarescore=0 clxscore=1015 impostorscore=0 adultscore=0 bulkscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604130060 The third PCIe controller on Glymur SoC supports 8-lane operation via bifurcation of two PHYs (each requires separate power domian, resets and aux clk). Add dedicated reset/no_csr reset list ("phy_b", "phy_b_nocsr") and clock ("phy_b_aux") required for 8-lane operation. Introduce new glymur_qmp_gen5x8_pciephy_cfg configuration to enable PCIe Gen5 x8 mode. Reviewed-by: Abel Vesa Reviewed-by: Dmitry Baryshkov Signed-off-by: Qiang Yu --- drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 30 ++++++++++++++++++++++++++++= +- 1 file changed, 29 insertions(+), 1 deletion(-) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcom= m/phy-qcom-qmp-pcie.c index 51db9eea41255bad0034bbcfbfdc36894c2bc95f..e872b50b11da50e6317ce7e1acf= 6385925f92cdb 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c @@ -3376,7 +3376,7 @@ static inline void qphy_clrbits(void __iomem *base, u= 32 offset, u32 val) =20 /* list of clocks required by phy */ static const char * const qmp_pciephy_clk_l[] =3D { - "aux", "cfg_ahb", "ref", "refgen", "rchng", "phy_aux", + "aux", "cfg_ahb", "ref", "refgen", "rchng", "phy_aux", "phy_b_aux", }; =20 /* list of regulators */ @@ -3401,6 +3401,14 @@ static const char * const sm8550_pciephy_nocsr_reset= _l[] =3D { "phy_nocsr", }; =20 +static const char * const glymur_pciephy_reset_l[] =3D { + "phy", "phy_b" +}; + +static const char * const glymur_pciephy_nocsr_reset_l[] =3D { + "phy_nocsr", "phy_b_nocsr", +}; + static const struct qmp_pcie_offsets qmp_pcie_offsets_qhp =3D { .serdes =3D 0, .pcs =3D 0x1800, @@ -4705,6 +4713,23 @@ static const struct qmp_phy_cfg glymur_qmp_gen4x2_pc= iephy_cfg =3D { .phy_status =3D PHYSTATUS_4_20, }; =20 +static const struct qmp_phy_cfg glymur_qmp_gen5x8_pciephy_cfg =3D { + .lanes =3D 8, + + .offsets =3D &qmp_pcie_offsets_v8_50, + + .reset_list =3D glymur_pciephy_reset_l, + .num_resets =3D ARRAY_SIZE(glymur_pciephy_reset_l), + .nocsr_reset_list =3D glymur_pciephy_nocsr_reset_l, + .num_nocsr_resets =3D ARRAY_SIZE(glymur_pciephy_nocsr_reset_l), + .vreg_list =3D qmp_phy_vreg_l, + .num_vregs =3D ARRAY_SIZE(qmp_phy_vreg_l), + + .regs =3D pciephy_v8_50_regs_layout, + + .phy_status =3D PHYSTATUS_4_20, +}; + static void qmp_pcie_init_port_b(struct qmp_pcie *qmp, const struct qmp_ph= y_cfg_tbls *tbls) { const struct qmp_phy_cfg *cfg =3D qmp->cfg; @@ -5483,6 +5508,9 @@ static const struct of_device_id qmp_pcie_of_match_ta= ble[] =3D { }, { .compatible =3D "qcom,glymur-qmp-gen5x4-pcie-phy", .data =3D &glymur_qmp_gen5x4_pciephy_cfg, + }, { + .compatible =3D "qcom,glymur-qmp-gen5x8-pcie-phy", + .data =3D &glymur_qmp_gen5x8_pciephy_cfg, }, { .compatible =3D "qcom,ipq6018-qmp-pcie-phy", .data =3D &ipq6018_pciephy_cfg, --=20 2.34.1