From nobody Sat Jun 20 19:59:33 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 631643815DF for ; Fri, 10 Apr 2026 10:30:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775817023; cv=none; b=CeLYCfvypWDGsXvpJ1tgyhb8dxFHgTlveHY7xnwnCC0ernIQ09+gQzcDot99/YMbZbkvYIYI6AEdR5ql5VRRjn3qOdiUAgVbNXw4LjUH0N5SMh2NSbGvlk2+iWVl6lKgBbW+Vr+VVerhrSZgdkor+NzotQIaXIVFOoenCb/+Uas= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775817023; c=relaxed/simple; bh=w6re5Io0CJ7B07Xe/0cTaVsJ5qgW8GorXQNdVxXngbI=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=KKxu6Nji2qJGoXcDML4NaBCHoDNkD9OHZbpkS1OD5qZlawbzFx6OeKG/sGM3s/SSM1grMlYDwq0EzHd2xOswPvhYtKj9Mjz3UQE7/RizhYAL2F3UrbthRq1Ky7P9G1rM97HD4fIS924Hf6k7Xp3adjjhcS++hWXiN9FcgNxywY0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=nag8hC+i; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=C95fbLg4; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="nag8hC+i"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="C95fbLg4" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63A5oXNU1925770 for ; Fri, 10 Apr 2026 10:30:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=y/zn9OP0pM7QKnHUQl0owACDKie0UcQRIpy LdhullFI=; b=nag8hC+iDBqFC0JkASg8cCXDk7NhuvVfCbMuZIoWbpGc7hyfDa/ +I++JmL2tFNFZXQTcyycKGvE1L9JvdzX5lax1ZwNjRKECa/+6p+gwlVohCyiT8iP wjywleZt+VQxCXFaw9/VMPF5w1ptjaARhs8aG9yALdU9hiO2tf08WALfOBar6tf6 fyBbmFXO63G4PN9/artm6LdlLXCF4m1C1ta0RL//ULEKBrHaMZ6NTdwe+MA3kzTN I6dr7jub5fNq9nqQlvs3A/ap9ivv1ivRLMLZH0/pTyncnvS8wY/JZMMVvVvKzdaY qHMC4fXD0Z3IQk2PE0YQRZvs8yAC0MnyQug== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4deudjs10x-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 10 Apr 2026 10:30:19 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-50d812c898cso50702841cf.1 for ; Fri, 10 Apr 2026 03:30:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775817018; x=1776421818; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=y/zn9OP0pM7QKnHUQl0owACDKie0UcQRIpyLdhullFI=; b=C95fbLg45o8aQ7BLAsMraPRVvP1ZH/TZC21Q/z9oo8AszwrPK93NMtuMZfiOg8Vnng 6cCmjDBIrn3QVZEUqgjpgXvsrKkDWeqBMx9tFVxzvN9HbM+0s+XdJ8C9E19wwS4oW1M6 bB7kL2N+jFcdRAtvyxGRDvQ2f9zAzalwMYsHEBQoARCxi00RJY3OFSGDeZALHojUX1Dz 4hJZaE3RQCbeWQ2lfkV2gQnigagN915cX5roNRNh2PT9QTWYSprX9Mvob/Ix9Rjqy8S7 NEyPuJXzzbrXUpZIWKGsHDHOMjoazk1JynGPZFYa6xhmAUWjtn0QzzFw24fsRIV056tn KOQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775817018; x=1776421818; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=y/zn9OP0pM7QKnHUQl0owACDKie0UcQRIpyLdhullFI=; b=HgZQIBs5UA7s6SGQJ1b4pokRLwq5IyTislWljEoI/gMs2mE/lL80Xv5uzDwUWqw5kZ g1WEGck4q64NCiV2CCY8Dp3NDlvGE8HHN0+QKkT6lyLzJ6KxUUD/3vRkKmdJQ56jeGCe zvrX+Quj5KFd/pHqKOdUg7NI7bcTthNnz2tSb4UCG46hZPjFAW/ggZiOQfRtTWH0nrmO Yj7uPytspH0U2ijX/yMq8RdmCd8mgyhq41pg2ZZxJxgdcNFdRh4Lx2iE2XmL1M3ISCMk UlnqKpa0GLsWuutu/ynQpZygLIPvgMAvJlJcEZLQpT5qrEd4DeCXpo3VJhaR/lBe7/df cYEA== X-Forwarded-Encrypted: i=1; AJvYcCVCItriFtIDCaEp1zvdbGVQ4giKF/J5R8cSD5QIc2sXxBQVPcm9P7qCKcOl3Bt1oTW2g9vYHwie+EnWp3A=@vger.kernel.org X-Gm-Message-State: AOJu0Yy+uZaGgzExnE7MwaS9kEjqu6FKoT7CjdowDmIWeMV5YBWZEsgt M8dMd2GCXd4sSsU7bfkk9QOmIvgpKNeuPx0uePr1fwfnBAk/wuZqveovURBRP21alFdlteMEocC bNgDAZFUuSN1aBDCTclHNioWK00Qqsj3IMW6/iZNbgmUsAWTQ2GsJr2fzFy5SZkeFeZS3THRvxJ 8= X-Gm-Gg: AeBDieuG4v4XBxko4EBjrmAa3cjdOU/2ZyqDtXYFE6jc+hOxqklcL9GWoi3Jqh/mvDQ ++4XoJ66bIlyn+zOQce8lshNNJqmu9a9OEGKs2HdTrmAv3T4mkRzxSVbwFdJMnUzi8asXuB/0bU z9l8yLEJaljVVJX58zBXAMk1ZAjZ+v8ZihBbPB5CL4nTlMhpwG9h6kPJihaXgvqL6QIxittFFgG JdtUOlybEtZA98sk2uw05K1h0QrlTa2rk7ycW1naKgxFpXKI5KL/tD2vTa4bypO+rfMt/pv7NBp JXJptQ01RMgIn7zItQNssSTXQo9dReC3cKhaXVe/eKhk3Ow5jG8xb3ORG/5YA9MZ3LGpDOmHbsK 58/mhegUcf4eKtak1M02z/Qt/JpnJ+H5Iy9Rh X-Received: by 2002:a05:622a:998:b0:50d:830a:4213 with SMTP id d75a77b69052e-50dd5b2ef3dmr40857441cf.6.1775817017775; Fri, 10 Apr 2026 03:30:17 -0700 (PDT) X-Received: by 2002:a05:622a:998:b0:50d:830a:4213 with SMTP id d75a77b69052e-50dd5b2ef3dmr40856531cf.6.1775817017244; Fri, 10 Apr 2026 03:30:17 -0700 (PDT) Received: from quoll ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43d63e5c981sm6485997f8f.33.2026.04.10.03.30.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Apr 2026 03:30:15 -0700 (PDT) From: Krzysztof Kozlowski To: Linus Walleij , Thierry Reding , Jonathan Hunter , linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] pinctrl: tegra: Enable easier compile testing Date: Fri, 10 Apr 2026 12:30:06 +0200 Message-ID: <20260410103005.163128-2-krzysztof.kozlowski@oss.qualcomm.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=3077; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject; bh=w6re5Io0CJ7B07Xe/0cTaVsJ5qgW8GorXQNdVxXngbI=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp2NEtH9Vy05UJltYixEn2oehTQXIphYaeGfA+r +5Ipt0Nzw6JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCadjRLQAKCRDBN2bmhouD 1yiZD/43no+PrepP6PmvDUOietGLjwkW8PONa9GLnMLyQChbfFhWAhHtpSDg2nKddb6cM2b3qgg Qy+6pf+T8rjNSNASw2vGq4wORGeInI6GI4Kwc7TPq8ZRAFuqg+XDIT1xPrh8hWIQPUTCV4Y/Ib6 RcUOnW9X7lY1HpC8eMNODyMHvdFE46jHmkYaOlg8NcOQinJos386mSAg2f5btCm+t1s9mzwaD7S oyZi4RV7BgGkhLypO1gv4Q5Erbn06aPlD5k3+5gxPmSRRlw9sSvkzWqb4WBelKqpefNRkjagz27 MP47mFG/mhaYkoS+1bWJ1wU61AR/Pbfst0dWSXFncSQVcpEarYPRWl623m0JVQrnBQUx4SCZRis 3g0DolT9ahcUikElLFFhssLETfW3410A80IyVtnHnQDZkaFxVuOHVN8vPHaDvf6goeJfYy6hoxJ 9o6SMUuyrp1RhH2GDF/Fq48T+Aaka38cNnaw9dybUFaqnJNpDR/7QG4VVYotuhexqK9JRtdkdea mErzgzypJnCMUI4UH9i4Vpdi1LtqlvypsCZizd71H1OL1iVl4KMB8eONj8SNqw8/Di1s9zs8L2G ar1xWgU0n/IW0Quido9mHmVK7Xz1JiW0dcWcKJejZpa1VksujjAsZkco0GVhHcdJXTpYUNGCSr1 ZKnfKn/KOf4/opw== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Content-Transfer-Encoding: quoted-printable X-Authority-Analysis: v=2.4 cv=X+hi7mTe c=1 sm=1 tr=0 ts=69d8d13b cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=0Y4yGymzkYLnMTyDTW8A:9 a=a_PwQJl-kcHnX1M80qC6:22 X-Proofpoint-GUID: MIJ20SxtdvDxuOAMK-rH84sSWA0B_d2b X-Proofpoint-ORIG-GUID: MIJ20SxtdvDxuOAMK-rH84sSWA0B_d2b X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDEwMDA5OCBTYWx0ZWRfX8k9wHTv/Erqg tLnTtOI8Rx6bcUezWafido06JqwLVinCKQq1DgbcLp9zYTp5lYQnqtWTvyPTB9+cH8sA9s690R3 Uxu/zZ3g/5/XdeH9lHjHaxfc/m+ELTKMo1pkspWFrSh3W1cAgpWQoBhmFy/jKbpC6C5ni2M6/TR RgXchR1wQZDOw4yOU4XuV65lH0SrHhpkHO9evGMhVKD7ITjbWspKgiC5eMzdWdkPumyuLsH2Jgf 9V3tUphWm2AiVzbp4Kne9OSx7T8f9GVuBq55wnTqhUWXFHdiHk7Ufr9E0sH9i0KBr4/tXLl/2A2 n0B0kIFH7mFLAN0ve18ncCElJ6tqWZm2GxBdnPL/67el6Dsf1l0w2zRRbxMjChP6qrUpPOqLYXY yTiX7doM+ga+TZSvSvKcBj3lRlszkKn3eN3B7ZqWtvaHwlxWSPt5MddbmvA3kBtbJyk8M7o0rq0 h3p2XAe179oYo6R6r5w== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-10_03,2026-04-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 clxscore=1015 adultscore=0 priorityscore=1501 lowpriorityscore=0 suspectscore=0 spamscore=0 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604100098 Content-Type: text/plain; charset="utf-8" Currently NVIDIA Tegra pin controller drivers cannot be compile tested, unless ARCH_TEGRA is selected. That partially defeats the purpose of compile testing, since ARCH_TEGRA is pulled when building platform kernels. Solve it and allow compile testing independently of ARCH_TEGRA choice which requires few less usual changes: 1. Descent in Makefile in to drivers/pinctrl/tegra/ unconditionally, because there is no menu option. 2. Depend on COMMON_CLK for PINCTRL_TEGRA20, because it uses clk_register_mux(). Signed-off-by: Krzysztof Kozlowski --- Not extensively compile tested yet. Pushing so LKP will pick it up. My build tests are still in progress. --- drivers/pinctrl/Makefile | 2 +- drivers/pinctrl/tegra/Kconfig | 22 ++++++++++++---------- 2 files changed, 13 insertions(+), 11 deletions(-) diff --git a/drivers/pinctrl/Makefile b/drivers/pinctrl/Makefile index f7d5d5f76d0c..9d33fa28a096 100644 --- a/drivers/pinctrl/Makefile +++ b/drivers/pinctrl/Makefile @@ -93,7 +93,7 @@ obj-y +=3D starfive/ obj-$(CONFIG_PINCTRL_STM32) +=3D stm32/ obj-y +=3D sunplus/ obj-$(CONFIG_PINCTRL_SUNXI) +=3D sunxi/ -obj-$(CONFIG_ARCH_TEGRA) +=3D tegra/ +obj-y +=3D tegra/ obj-y +=3D ti/ obj-$(CONFIG_PINCTRL_UNIPHIER) +=3D uniphier/ obj-$(CONFIG_PINCTRL_VISCONTI) +=3D visconti/ diff --git a/drivers/pinctrl/tegra/Kconfig b/drivers/pinctrl/tegra/Kconfig index 660d101ea367..3e8789871f0f 100644 --- a/drivers/pinctrl/tegra/Kconfig +++ b/drivers/pinctrl/tegra/Kconfig @@ -1,43 +1,45 @@ # SPDX-License-Identifier: GPL-2.0-only config PINCTRL_TEGRA - bool + bool "NVIDIA Tegra pin controllers common" if COMPILE_TEST && !ARCH_TEGRA select PINMUX select PINCONF =20 config PINCTRL_TEGRA20 - bool + bool "NVIDIA Tegra20 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA + depends on COMMON_CLK =20 config PINCTRL_TEGRA30 - bool + bool "NVIDIA Tegra30 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA =20 config PINCTRL_TEGRA114 - bool + bool "NVIDIA Tegra114 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA =20 config PINCTRL_TEGRA124 - bool + bool "NVIDIA Tegra124 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA =20 config PINCTRL_TEGRA210 - bool + bool "NVIDIA Tegra210 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA =20 config PINCTRL_TEGRA186 - bool + bool "NVIDIA Tegra186 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA =20 config PINCTRL_TEGRA194 - bool + bool "NVIDIA Tegra194 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA =20 config PINCTRL_TEGRA234 - bool + bool "NVIDIA Tegra234 pin controller" if COMPILE_TEST && !ARCH_TEGRA select PINCTRL_TEGRA =20 config PINCTRL_TEGRA_XUSB - def_bool y if ARCH_TEGRA + bool "NVIDIA Tegra XUSB pin controller" if COMPILE_TEST && !ARCH_TEGRA + default y if ARCH_TEGRA select GENERIC_PHY select PINCONF select PINMUX --=20 2.51.0