From nobody Mon Jun 15 03:58:15 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1A83C33D4EE for ; Tue, 7 Apr 2026 20:18:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775593131; cv=none; b=ea8yJ4pDgx1LaibSLa2krR1uLDNKCAS2KWi1NqOhYIPhXbZ+nEGrAAQZYVUsl4eORD9qx+VG7qx/i6r3SqfhO7goUAUNstr4ObM5DuPI1Pf1nUKdxpLb5EKKQJcyIY2HyrLLwTUM9Bwq6BEihA61WRp6bZKs6a3IJQ/kdlQ777U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775593131; c=relaxed/simple; bh=y9A1iXPwWfAQ4YlrA/rAnAwdFvEg+shIsT4BgGUo/nc=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=WocqU/Z4oj5sPAWfH55wwRwvDPQUFLi0fS031HlJtQH6itoPm6om+NyBw+h9sGM4fPRwYmVUu81UBVu07bTB74HCQCsmNvYoChEUBN1Qe2duNJbMJWvnru8pKbg9Ol4zteFquGVrfPSbgBMDiVMMG6rbCC/BYCskcHADxZdNJMI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=M6d2ao07; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Q4uY2V1k; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="M6d2ao07"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Q4uY2V1k" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 637H7NXI2412291 for ; Tue, 7 Apr 2026 20:18:49 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:message-id:mime-version :subject:to; s=qcppdkim1; bh=3nkqghxTTtNnwMQBrcxxrcjuwaSqqNMWF3n 1QpKqzn8=; b=M6d2ao07K1fLAALbB03Bv0g8i81JDyuWODiQ7JvhiTcynLX6+ZH sS1yt+dvuBoz3QB1i3zwY4WllqDZ75r17tBDlrTgDp4XS6ow8E4WqdUrMQGDCe2N 4I+BvMZOES4rPeQKU3cUlhKHtk4cviCJNSSsU+fEdNPogtWO7KnsmhU9k5nXGy9+ tkiOgHnYJXGaO0HBJnf0+yVuzB6z2k4i+/pbo29/+Ma3FZwBwOEbppk3cyvW/e95 kStoReIhxkv+PKQ+nCB1RIjEVzDuvnBBMTAFIJC7AdE6gfAidzLMi3rsyHx0uJBp FrwZ38DwgjK/1gRccHCeofC0IbygHBXjIoA== Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com [209.85.219.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dd61v8qaf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 07 Apr 2026 20:18:48 +0000 (GMT) Received: by mail-qv1-f71.google.com with SMTP id 6a1803df08f44-8a31df1907cso163003726d6.1 for ; Tue, 07 Apr 2026 13:18:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775593128; x=1776197928; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=3nkqghxTTtNnwMQBrcxxrcjuwaSqqNMWF3n1QpKqzn8=; b=Q4uY2V1kd/HColuxZjPrJTgOiQg8WmA1Z6DDaCksmQD6m+Vr4S1liMI08WhQg+8b3H n2Qa9AdkanzjNopEIAu63mTCzs5e5k+zssTo+WhMg61jPEIAY9VHthLF61doU5D0OJqh 63P8UHB9p4EWNvFU2ySEMnihsbbRGmxeQGN8uWwYe3iB4DvNbSWRU2QggHL/D1q1bUHI tP2mNTFrxJtMIgnqARgGY2eZeXYrqoMY1W/N/+ygJ+SVAdR9k2bXy8dDOTD1d50rLsRD tspUwUFdCViKjNZ+hpvb5AzofFL//9sBDJ2rkch06X5Au0k3JA5DUyZNK1wUYc9UeYiT mD2Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775593128; x=1776197928; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=3nkqghxTTtNnwMQBrcxxrcjuwaSqqNMWF3n1QpKqzn8=; b=eB8UZRmNlHrwltsw5MXiN2AlbAVBEk2J0Fo6R3iYMV44NT2QCiNM68khtpK/1EhRcc XuwblS0flq9aExDM+m4P6icqOluGejvCegZqjgrz9fkYm+4FPEAnNkS260KyuXUVs4ZR NFwZe3qi+O18v+ev3/F/AJez5DodHFGpIFvPSOujDK/j478iBxIJbFu55oUGOXeXxH2K uAhT8Ofz7+bP9BYKGFUdUDBFmKonsgN6IXug8NUXj7cjP6RX7YUXXoOzHx5SoCLICXOF k2hq4YkpVsWWZaOwOeGjTQvc/0BRwpnm5SQ8jcV6UH2eJQfjpFNe7dwsirsIBy02vjqj ltsg== X-Forwarded-Encrypted: i=1; AJvYcCXshvZw2S28k+UA0ZVvSZFLVcotcWUAhwh/x8OsnLFPf+tNXTdk2GTo+WUw/EoS8kbbB0Xp/g8Hg6RS78Y=@vger.kernel.org X-Gm-Message-State: AOJu0YyGzIebOsmYllvRD5PvYbPJ3ssueR16AFfb94gaTVlQqcE816hC Zm7budr3v6fYB1uMvgXlYddy6QlzhY/7wNvyQ/M6upL+6YP+1C6QnfUwG/JknDP5+BZ3yg2EM/L ozJCNwTlfQI65fLjdYuNXCiBXLZcSm3/O+YylX5/KtmdkAwmQkCcY6SNEyNWVpctmDPQ= X-Gm-Gg: AeBDietFHwhXROjLkBh6d93W+zn3P7ECJZ5u444dO3zjEPhhIX3Yw4+pSls6lbDf4o+ C2jL1ATfx6wZf66H56AsHqQ2Hm133MHxlsFk+GTsqmCXZouQ5LBqTN/Pm12FUVQT3W2Mg1zV+b1 l2G9qkW2982cUq8p2U0AXC2oYFzGbG0+ibX0x1GmertQBiUVmMp23x/2PudWLUK7q5xzh12PtPF WLI2IOVxY0XdCqlXdDYEonctuj0P5srubSh8KHq5Jv5EGCnu7mJOSZRwMKAzoMhYCr72OfEX7gH nVKNvFD4RtNQX9vz7xU4ct3jqYtcYKRxw3/h0VECIm4fkc2HYA+DHNDfVBM6lCe/i+KnMCZPTs1 qiaWyqa0xaJmH7fdmLgH1PC2b5U80xsfUshd6 X-Received: by 2002:ac8:584d:0:b0:50d:8db0:7ac0 with SMTP id d75a77b69052e-50d8db08a03mr147511021cf.55.1775593124544; Tue, 07 Apr 2026 13:18:44 -0700 (PDT) X-Received: by 2002:ac8:584d:0:b0:50d:8db0:7ac0 with SMTP id d75a77b69052e-50d8db08a03mr147510741cf.55.1775593124122; Tue, 07 Apr 2026 13:18:44 -0700 (PDT) Received: from quoll ([178.197.219.94]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-488c527f877sm6095535e9.0.2026.04.07.13.18.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Apr 2026 13:18:43 -0700 (PDT) From: Krzysztof Kozlowski To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] arm64: dts: qcom: Use GIC_SPI macro for interrupt-map Date: Tue, 7 Apr 2026 22:18:40 +0200 Message-ID: <20260407201839.25759-2-krzysztof.kozlowski@oss.qualcomm.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=6205; i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject; bh=y9A1iXPwWfAQ4YlrA/rAnAwdFvEg+shIsT4BgGUo/nc=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBp1Wafgyb6zMxEzwXYIKtDmP3Dxgf2h2lOToA8K xxEJifT92mJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCadVmnwAKCRDBN2bmhouD 16MrD/9Qai+QcuNka8ctthKuJEQuXPj4o+gQW6pIhCN/5SvGnw8D8PybopI3jcWjO2yhzyShKMu bPA4+w79mMCpQJccsGAWud9+ygeikpZx4iceM/vlGr2UAMC8buUY9rMlDoJmfsJPMJaHyqq7Kaf +GE7Fco7kZd1X2sKhmflGkWU2UsizCzO+/BiGt4Viu2i9CDfTrHVxs4Mw7uF7iurhyoEyTe1zV8 4SYJ1PeUqucBp3nsn/92uADzghdogznTTEU5jMy9nubyKcqjyfDOxHhEtKzOQpbGZq9rzbdZP1s DZj+B0EQmIZ+jFrvXcbwLo1mmvrQj3GIZkmS3v5dhzPNsqNZ66jAIyIF6oHS2FKYCF0VpimWdF2 L2lFhSuFAFA7gJE/4UxvaNrUZGAYpuV+soWCJ75X+U2HZMVDmq1N24WwCBxgHML1Z997iuErLLD oom50Ya7d6tuELJ92oAHEVD/uIXm/ZXp+MPHqXKTLTSK9uRitAu8e8Z3x/vNJQ8XqfIuHJtM7FQ w8YPL//duyAgi0blC4c6li6+CZQl7kztPC9Wd/mr9n75K+lwh1lzpG6WeGQ8m4vP1nu2VaQEfUF 4EWYCLSoTNqf5AqHQDHPxQRJOGzGVCvgLxQ96FK/2x9+blfbwrP33TtplzEXKTY0OgsZ6BmSfWX Atzevl5P6HUVS9g== X-Developer-Key: i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDA3MDE4NCBTYWx0ZWRfXwvZaf/xnr4mD DNu7uZvTrK5oxmKWNPTAZ/nccQXl0ca2jI3e675h7DU7OuaL80WaqAUtpGQZ8U2XJkpgvgC0Gtx iKwALS2aSNf0igDPm7aUrXYQH0/zUQXBRaobghXlfzG1HT0ftTWIaTrDvZJlb9IAc5hnJQQIrZP iB43+xLJoEHrXNeyffs8Tj4FJf1nd443d+Qv1ZLGFrQ9xjA4y9wErtDcfXWsuqCeYeJGyIbaBIQ Gof8xknlHMpsUdZdMdOyntbaglqn0CsXag4RhVypRcq0E1J5JPx5KWtN/fPB8zJAW+ZpHoyUUYZ zYJgWtZ7kOWl9Sp+x2h9b8U0EyC/gZ4zM5pk7RMO50Ih9TAhys66X/u2gGG8ZGv5jy2nQKW1clq 3LSzacfan3m2tIi3rpXTSKNb4Ze6baO+5tq3QRyMObM3toWKX+71xigSHgV0EbDjL4N1H8Juv6Q OgZj8Ige+Wzgt3Ce2Wg== X-Authority-Analysis: v=2.4 cv=FecHAp+6 c=1 sm=1 tr=0 ts=69d566a8 cx=c_pps a=UgVkIMxJMSkC9lv97toC5g==:117 a=gOEeR9iKwsj33Yj5oN/cWg==:17 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22 a=EUspDBNiAAAA:8 a=qSeiopsPS7ICN_Qpzu4A:9 a=1HOtulTD9v-eNWfpl4qZ:22 X-Proofpoint-ORIG-GUID: WAolJwfN3SU1kIXXF8vbXqkDrPL64jpl X-Proofpoint-GUID: WAolJwfN3SU1kIXXF8vbXqkDrPL64jpl X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-07_04,2026-04-07_05,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 lowpriorityscore=0 priorityscore=1501 suspectscore=0 clxscore=1015 impostorscore=0 bulkscore=0 adultscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604070184 Content-Type: text/plain; charset="utf-8" Make the complicated interrupt-map property (with multiple '0' entries) a bit more readable by using known define for GIC_SPI. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/glymur.dtsi | 32 ++++++++++++------------- arch/arm64/boot/dts/qcom/kaanapali.dtsi | 8 +++---- arch/arm64/boot/dts/qcom/msm8998.dtsi | 8 +++---- arch/arm64/boot/dts/qcom/sm8750.dtsi | 8 +++---- 4 files changed, 28 insertions(+), 28 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qco= m/glymur.dtsi index f23cf81ddb77..0a3cf2c62c3e 100644 --- a/arch/arm64/boot/dts/qcom/glymur.dtsi +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi @@ -2776,10 +2776,10 @@ pcie4: pci@1bf0000 { =20 #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; - interrupt-map =3D <0 0 0 1 &intc 0 0 0 513 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 514 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 515 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 516 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 GIC_SPI 513 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH>; =20 clocks =3D <&gcc GCC_PCIE_4_AUX_CLK>, <&gcc GCC_PCIE_4_CFG_AHB_CLK>, @@ -2986,10 +2986,10 @@ pcie5: pci@1b40000 { =20 #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; - interrupt-map =3D <0 0 0 1 &intc 0 0 0 526 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 428 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 429 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 435 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 GIC_SPI 526 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH>; =20 clocks =3D <&gcc GCC_PCIE_5_AUX_CLK>, <&gcc GCC_PCIE_5_CFG_AHB_CLK>, @@ -3252,10 +3252,10 @@ pcie6: pci@1c00000 { =20 #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; - interrupt-map =3D <0 0 0 1 &intc 0 0 0 472 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 473 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 474 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 475 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>; =20 clocks =3D <&gcc GCC_PCIE_6_AUX_CLK>, <&gcc GCC_PCIE_6_CFG_AHB_CLK>, @@ -3462,10 +3462,10 @@ pcie3b: pci@1b80000 { =20 #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; - interrupt-map =3D <0 0 0 1 &intc 0 0 0 831 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 832 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 833 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 834 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 GIC_SPI 832 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>; =20 clocks =3D <&gcc GCC_PCIE_3B_AUX_CLK>, <&gcc GCC_PCIE_3B_CFG_AHB_CLK>, diff --git a/arch/arm64/boot/dts/qcom/kaanapali.dtsi b/arch/arm64/boot/dts/= qcom/kaanapali.dtsi index 7cc326aa1a1a..322ebfad6bf7 100644 --- a/arch/arm64/boot/dts/qcom/kaanapali.dtsi +++ b/arch/arm64/boot/dts/qcom/kaanapali.dtsi @@ -2313,10 +2313,10 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, iommu-map =3D <0 &apps_smmu 0x1400 0x1>, <0x100 &apps_smmu 0x1401 0x1>; =20 - interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; interrupt-map-mask =3D <0 0 0 0x7>; #interrupt-cells =3D <1>; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8998.dtsi b/arch/arm64/boot/dts/qc= om/msm8998.dtsi index d41b5c470c48..347706011637 100644 --- a/arch/arm64/boot/dts/qcom/msm8998.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8998.dtsi @@ -955,10 +955,10 @@ pcie0: pcie@1c00000 { "msi7", "global"; interrupt-map-mask =3D <0 0 0 0x7>; - interrupt-map =3D <0 0 0 1 &intc 0 0 135 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 136 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 138 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 139 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>; =20 clocks =3D <&gcc GCC_PCIE_0_PIPE_CLK>, <&gcc GCC_PCIE_0_AUX_CLK>, diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 18fb52c14acd..ae7891c0eddc 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -5202,10 +5202,10 @@ pcie0: pcie@1c00000 { =20 #interrupt-cells =3D <1>; interrupt-map-mask =3D <0 0 0 0x7>; - interrupt-map =3D <0 0 0 1 &intc 0 0 0 149 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 2 &intc 0 0 0 150 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 3 &intc 0 0 0 151 IRQ_TYPE_LEVEL_HIGH>, - <0 0 0 4 &intc 0 0 0 152 IRQ_TYPE_LEVEL_HIGH>; + interrupt-map =3D <0 0 0 1 &intc 0 0 GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 2 &intc 0 0 GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 3 &intc 0 0 GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>, + <0 0 0 4 &intc 0 0 GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; =20 clocks =3D <&gcc GCC_PCIE_0_AUX_CLK>, <&gcc GCC_PCIE_0_CFG_AHB_CLK>, --=20 2.51.0