From nobody Tue Apr 7 14:17:52 2026 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1FAFF3C5DC4 for ; Fri, 3 Apr 2026 14:13:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775225635; cv=none; b=icYAFFid+pPtPce25oSsQh0RQYnhH3RhNhv2Bh5KXh0cH6ZExbZGZESnYgB+RGYV2BozbMTFy1puLxlULAjgdaOqW3uCAT3Q+cx5a5XpY54jnZCQwrCUjlShurbMsraNi3x+lJk2jtVr2m8wVCYhpCNvm0FbZkdDWw6kYBjpzJc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775225635; c=relaxed/simple; bh=EGUBddZqO8tB4emZ2/hzyvrY4WESsCKpl6lz5BvsEiA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=U+iBJLDTsuPdcvEbDPA0ViLae6n04aKTvGFlIYVVUyBHNaYpSE3fZbNkJmqsutLZQOG7Ohb9P5WPwjbrkYb8bbesxQLFMMonynG7UHGEiuHs6LjYrReW2Cbwf+sQiD7rRaXaZsE08/zAXecf6YBG1Xzhkr1TEna/joytjwjVyuM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Ygte63pK; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Ygte63pK" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-43d02a71526so1193232f8f.3 for ; Fri, 03 Apr 2026 07:13:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1775225632; x=1775830432; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jsdc6LQXhP9eDvtTPKjCF7kGrSXydypiEJLjA5WygRI=; b=Ygte63pKs5WiM6xwxRqZMaaruHhrk8DO2HLV/bh1CrV7td1cmayWgAwntirx1iiyQJ HfXWSBwWl0dhSaC/9NZ/DI9pnsB90FKQjCh/eEduzFwRL5PMEERZJD03XE99cZEoHp4h dvyXhGjpxzaAWgfe01Z01G7NlPizahKYPjzuau1T+QlVALGMmn5qJB+dttXOzPBDxS1+ ZDs4x7TGc9JQ+kB7IUZaeQCOqprOk3AN9jaBapSExwxOWQyrzjH6iKp0Hll7N7Q3KAwn S2faAaxj5bZyGjiTzE2TQVwTBhwm+BL/da4cQCbJv5e9K6DKqr1uGptwWHOvDg2+gDz4 RBTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775225632; x=1775830432; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jsdc6LQXhP9eDvtTPKjCF7kGrSXydypiEJLjA5WygRI=; b=N1+df626/5Z7VAMFwaarjOWnefl1Ap3zFfBOUkoOYnM84qVTQtDfR5hXHNuvW1UbTO 77l5gWwGCF4NAY8l1GdeLqgkY+rW4+vmig5qog0cwHWYLudTbZukDnI1B7qewzksV+Bu k5uqEF/28F+pKd/pdM1M+KLXKmZXalczuucAANxs6aESu4Xj3aqDbghI6dopGgQsvKTD 0qeMyh35cN8GZOSmaVpgsagb420Rmox3gtj+46ztVJQ6gw43dzE7Ek60n+GiSG1NByWA i++T4ChTSVefRBF8HObwUvtBI8JFAeGAc/gngXfjTgeoRLSsPzaS4PRE+cZVpXGp7SBd KVcw== X-Forwarded-Encrypted: i=1; AJvYcCWyYpn21bvZ6SPUBTW8kheEsO/XOsvRWcE9JRErrMW7+oldfADb7i+QKDvaVC2efbWzRWt1cffT+C/dwCQ=@vger.kernel.org X-Gm-Message-State: AOJu0Ywz2LPXhw0BLjWZz97xzvnTj63Ujlm6VcZM6J/k+MExMI8ey61+ 35PBIoJj+GSR/G5fDX6AagoKO7CNmAo4YzucHRsH5738mDZbhREW57XyIcWaD3x8kOaMeowgq1d JGy7o X-Gm-Gg: AeBDiev2IGtCe7YVYA9u581As8gIoCfDAxoeIzCfJEoDphudw1Hw5oyLC6u47Zu6gj0 x8AE6bwiDNZdLmsGpRQtpp9jfzVQBTDTPCyrnqYT9z7ejCLgM6sR5f18YS27YuIpYijuFO4rSnw rfMxcRC7CV38L6TafiRzqxvKF6aVw5jmj3FzTi0eu1bNNz8tP+D+pjxjM3vlun50wphmYX6iOSL aVcf0q2fjnkplRYA/pm8BsmhLHcyhvFfBlXjv0jBs99AnPQfEg0JFlU8v/N85Mf+ToWG439VFcJ LSrrzlQ7Fhh9vFeWGsym7ywhTHNCwftdciGCJ5Egri1A9TTF4zsyw0eFeu6OuIdMeLj5UHl/g/b RfOUuY4N3N5fMinf6AinRqA3aIEaawFIio9cKPd1lIOhpr88XeKRHph6mYS5G7J26IFppHYeIKX pz+0hpwVjFPT3grHZGr8CpFc8BwBZswkMj2N5MtLOMnAFiO0lWwVv1cA== X-Received: by 2002:a05:6000:25c6:b0:43c:f719:a7f0 with SMTP id ffacd0b85a97d-43d2929467bmr5271762f8f.12.1775225632572; Fri, 03 Apr 2026 07:13:52 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.248]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43d1e2a6f13sm16958970f8f.3.2026.04.03.07.13.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Apr 2026 07:13:52 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, magnus.damm@gmail.com Cc: claudiu.beznea@tuxon.dev, linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea Subject: [PATCH 5/5] soc: renesas: r9a09g057-sys: Move common code to a helper Date: Fri, 3 Apr 2026 17:13:41 +0300 Message-ID: <20260403141341.2851926-6-claudiu.beznea.uj@bp.reneasas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260403141341.2851926-1-claudiu.beznea.uj@bp.reneasas.com> References: <20260403141341.2851926-1-claudiu.beznea.uj@bp.reneasas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Move common code from rzv2h_regmap_{readable,writeable}_reg() to a helper and use it to avoid code duplication. Signed-off-by: Claudiu Beznea --- drivers/soc/renesas/r9a09g057-sys.c | 44 +++++++++-------------------- 1 file changed, 14 insertions(+), 30 deletions(-) diff --git a/drivers/soc/renesas/r9a09g057-sys.c b/drivers/soc/renesas/r9a0= 9g057-sys.c index f3e054206acb..308492c31acb 100644 --- a/drivers/soc/renesas/r9a09g057-sys.c +++ b/drivers/soc/renesas/r9a09g057-sys.c @@ -91,13 +91,9 @@ static const struct rz_sysc_soc_id_init_data rzv2h_sys_s= oc_id_init_data __initco .print_id =3D rzv2h_sys_print_id, }; =20 -static bool rzv2h_regmap_readable_reg(struct device *dev, unsigned int reg) +static bool rzv2h_regmap_readable_writeable_reg(unsigned int reg) { switch (reg) { - case SYS_LSI_OTPTSU0TRMVAL0: - case SYS_LSI_OTPTSU0TRMVAL1: - case SYS_LSI_OTPTSU1TRMVAL0: - case SYS_LSI_OTPTSU1TRMVAL1: case SYS_GBETH0_CFG: case SYS_GBETH1_CFG: case SYS_PCIE_INTX_CH0: @@ -128,39 +124,27 @@ static bool rzv2h_regmap_readable_reg(struct device *= dev, unsigned int reg) } } =20 -static bool rzv2h_regmap_writeable_reg(struct device *dev, unsigned int re= g) +static bool rzv2h_regmap_readable_reg(struct device *dev, unsigned int reg) { + if (rzv2h_regmap_readable_writeable_reg(reg)) + return true; + switch (reg) { - case SYS_GBETH0_CFG: - case SYS_GBETH1_CFG: - case SYS_PCIE_INTX_CH0: - case SYS_PCIE_MSI1_CH0: - case SYS_PCIE_MSI2_CH0: - case SYS_PCIE_MSI3_CH0: - case SYS_PCIE_MSI4_CH0: - case SYS_PCIE_MSI5_CH0: - case SYS_PCIE_PME_CH0: - case SYS_PCIE_ACK_CH0: - case SYS_PCIE_MISC_CH0: - case SYS_PCIE_MODE_CH0: - case SYS_PCIE_INTX_CH1: - case SYS_PCIE_MSI1_CH1: - case SYS_PCIE_MSI2_CH1: - case SYS_PCIE_MSI3_CH1: - case SYS_PCIE_MSI4_CH1: - case SYS_PCIE_MSI5_CH1: - case SYS_PCIE_PME_CH1: - case SYS_PCIE_ACK_CH1: - case SYS_PCIE_MISC_CH1: - case SYS_PCIE_MODE_CH1: - case SYS_PCIE_MODE: - case SYS_ADC_CFG: + case SYS_LSI_OTPTSU0TRMVAL0: + case SYS_LSI_OTPTSU0TRMVAL1: + case SYS_LSI_OTPTSU1TRMVAL0: + case SYS_LSI_OTPTSU1TRMVAL1: return true; default: return false; } } =20 +static bool rzv2h_regmap_writeable_reg(struct device *dev, unsigned int re= g) +{ + return rzv2h_regmap_readable_writeable_reg(reg); +} + const struct rz_sysc_init_data rzv2h_sys_init_data __initconst =3D { .soc_id_init_data =3D &rzv2h_sys_soc_id_init_data, .readable_reg =3D rzv2h_regmap_readable_reg, --=20 2.43.0