From nobody Tue Apr 7 14:06:32 2026 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C00DC3C5547 for ; Fri, 3 Apr 2026 14:13:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775225634; cv=none; b=BCYvDD5UBitabC/ycpydMg5nw8l7xPWXwv7FI01XBQqKxgQsNLZDHSynTzGhL4VG3R2etqITaeFfk67eOr9O3I1jPSvXVsjL1sNySWiUJPhMalTc4g7sAz1zbUD+VxhdMdApqsPV7w8xUK5i52X+9nWZU3B3nRlpzB5ECjLM8Ww= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775225634; c=relaxed/simple; bh=hlyJIavqEwWzQ5JpKI8Kq0C65i+j6Bp9RsAkLXjjm4A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=hNEwNG4SRQ7oAI1bT1xcYq/uZ5wy44pYM2mK/Erucr266yZ552gQcRYrvt+N8cefZTm6glpzPLv5pO+Vo7LPy0zteB7ZiWYf9HT/z/hPq1CxbOdPNAKW6+PRW+P6jH+H9UnjWG6KDObiM36u4vcSyRpgNGqblGcjvRIFxhl5rY0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=B9wrhlHR; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="B9wrhlHR" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-43cfd96354aso1205064f8f.1 for ; Fri, 03 Apr 2026 07:13:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1775225631; x=1775830431; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=joY7wHV2BpXk6sjEVzpCePuNDBcrRPT/y3BWfnAUtlM=; b=B9wrhlHRkIZfmtoFAf7414j4z/ey+sCqc0aFajooNiTVWzrgOe7UeW+aZO5IpexunW 9YM/DKrqmQTh9U8N6VrXAqc9Im7++oYHfH7BMXem1UZg2xXzD4ElwaNkSGIw7S6bjQ4b Ix8wKwdgrPliDzI3jLg5qPuYk32b9G66y+s9qjvdiXJN6uBUDfTVCNHuh89h95tWSeXL UyLal3J6+hC2BU4rDhrNg5rNsMBsGHJfdW45Sr09UTsTN0FPi6BtsZOinv8+YwpAoX2k i8+mgl7MYK2PVUb+A06UTqvQ+llB5yxLpsCGOIvDE2PUYNmwwue7FxtiNSZlMNc9Z3m4 Xt+w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775225631; x=1775830431; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=joY7wHV2BpXk6sjEVzpCePuNDBcrRPT/y3BWfnAUtlM=; b=Ezt3Xi0kJJjms+UKAJU4T5dCI5vtjEVTbcflsWlH53cEdhSpAtbTGPuX2NNuygxxvC cl4Ok3kdpLOWBN02DQ5e7pnaFnuxs+pEbFAHHfG/+5FKH8d7tgrgkElbE8wdp2/QvA7o 8SCLjuk6A+k3uZxb4RfeB7zwIKDz0GhNU0Y45sRGTCjBHYEfm2pCu4hNzwWn/8a/iqC6 x1OISeNcNQgi6awyAyuV6s9jkjWNecl5sEeOh/45OCBUn+aeVivQE1VOXunFAKlLcMZu UCT2jZYp7tdR4OjqL2GNgiKJfeKQJ4mpD8ZDatI3R9t4p4g7NOS/r3OFgaIEbsrx57kD zCng== X-Forwarded-Encrypted: i=1; AJvYcCXJWboQ90TEseMdetxA49tWIhU6odrGoibs3ltr05dlkxrqf52q7CLovZRaUlx7JF+b3ShDCxclbo/aZzc=@vger.kernel.org X-Gm-Message-State: AOJu0YyqiauhY3FOaxFyH8lNG+nWpqAi/yutkUmtC0UHDpTQLFLw7s/T +oySZvqH9kIKbmf3/qV54C2/RXoSByknFqalumt942IhFiCnCC9gREZNPfr+FKpsyI8= X-Gm-Gg: AeBDiet/tM7OoMfdxaGKRUb3ht2o69/gfcK7DDw2RvMw1rrTw43jF0Eo/4yanUw+336 PY8Lqwgoi8D7EFq5SeJeuVTdQHvdRcB2ib4cbPFs6KdWUznmyWKEYrgxzmbR31n8NIKstvtunKb aJkBXxKtXJmexksAVPLrlemgQyLodiJqJnGI0RIlQLMMHqiPjXnaK3WuO0Z4LW/6ycrmyYdOUD8 Qf83ezJFv7vsUIvjpg8WI6DomNpkAIrj49Yy2hz2yhUVY4yAJdJB/u/zWs8tsS6l4+ggU2KLolC rgZ5jRuhOUFVTzqJi1NyXcTC2AaIXBlRziS6qYbIWJ+ZbNeygqrQGenHoEa0vUtzc9xtG4H6xF4 43zGkA+Dop/Kpz8TZKWYT76DMgHq1Wm8roR9l+/1p6KRAtiR6r7evLQ6m3f8fLyXkGEYtMR9mzM x1WKyqH1ErmM7X6FPoBoA9+SntJxJ873bGvvCSlrSQigRSE9SKitfYZA== X-Received: by 2002:a05:6000:1789:b0:43d:1c3b:2dae with SMTP id ffacd0b85a97d-43d292764fdmr5112385f8f.9.1775225631009; Fri, 03 Apr 2026 07:13:51 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.248]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43d1e2a6f13sm16958970f8f.3.2026.04.03.07.13.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Apr 2026 07:13:50 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, magnus.damm@gmail.com Cc: claudiu.beznea@tuxon.dev, linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Claudiu Beznea Subject: [PATCH 4/5] soc: renesas: r9a09g056-sys: Move common code to a helper Date: Fri, 3 Apr 2026 17:13:40 +0300 Message-ID: <20260403141341.2851926-5-claudiu.beznea.uj@bp.reneasas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260403141341.2851926-1-claudiu.beznea.uj@bp.reneasas.com> References: <20260403141341.2851926-1-claudiu.beznea.uj@bp.reneasas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea Move common code from rzv2n_regmap_{readable,writeable}_reg() to a helper and use it to avoid code duplication. Signed-off-by: Claudiu Beznea --- drivers/soc/renesas/r9a09g056-sys.c | 33 ++++++++++++----------------- 1 file changed, 14 insertions(+), 19 deletions(-) diff --git a/drivers/soc/renesas/r9a09g056-sys.c b/drivers/soc/renesas/r9a0= 9g056-sys.c index 2a8ebc209961..e6a66688423f 100644 --- a/drivers/soc/renesas/r9a09g056-sys.c +++ b/drivers/soc/renesas/r9a09g056-sys.c @@ -88,13 +88,9 @@ static const struct rz_sysc_soc_id_init_data rzv2n_sys_s= oc_id_init_data __initco .print_id =3D rzv2n_sys_print_id, }; =20 -static bool rzv2n_regmap_readable_reg(struct device *dev, unsigned int reg) +static bool rzv2n_regmap_readable_writeable_reg(unsigned int reg) { switch (reg) { - case SYS_LSI_OTPTSU0TRMVAL0: - case SYS_LSI_OTPTSU0TRMVAL1: - case SYS_LSI_OTPTSU1TRMVAL0: - case SYS_LSI_OTPTSU1TRMVAL1: case SYS_GBETH0_CFG: case SYS_GBETH1_CFG: case SYS_PCIE_INTX_CH0: @@ -114,28 +110,27 @@ static bool rzv2n_regmap_readable_reg(struct device *= dev, unsigned int reg) } } =20 -static bool rzv2n_regmap_writeable_reg(struct device *dev, unsigned int re= g) +static bool rzv2n_regmap_readable_reg(struct device *dev, unsigned int reg) { + if (rzv2n_regmap_readable_writeable_reg(reg)) + return true; + switch (reg) { - case SYS_GBETH0_CFG: - case SYS_GBETH1_CFG: - case SYS_PCIE_INTX_CH0: - case SYS_PCIE_MSI1_CH0: - case SYS_PCIE_MSI2_CH0: - case SYS_PCIE_MSI3_CH0: - case SYS_PCIE_MSI4_CH0: - case SYS_PCIE_MSI5_CH0: - case SYS_PCIE_PME_CH0: - case SYS_PCIE_ACK_CH0: - case SYS_PCIE_MISC_CH0: - case SYS_PCIE_MODE_CH0: - case SYS_ADC_CFG: + case SYS_LSI_OTPTSU0TRMVAL0: + case SYS_LSI_OTPTSU0TRMVAL1: + case SYS_LSI_OTPTSU1TRMVAL0: + case SYS_LSI_OTPTSU1TRMVAL1: return true; default: return false; } } =20 +static bool rzv2n_regmap_writeable_reg(struct device *dev, unsigned int re= g) +{ + return rzv2n_regmap_readable_writeable_reg(reg); +} + const struct rz_sysc_init_data rzv2n_sys_init_data __initconst =3D { .soc_id_init_data =3D &rzv2n_sys_soc_id_init_data, .readable_reg =3D rzv2n_regmap_readable_reg, --=20 2.43.0