From nobody Tue Apr 7 13:50:15 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 14FB83D3324 for ; Fri, 3 Apr 2026 17:33:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775237635; cv=none; b=DZwQAJmvNJD7Js2obybfIpvQoqWDL1C38rjFkorhOnbyronRa43kBgDA5QNmlLyaeuB2xdq4DVUGeugJRZ6MAmnVmG2BTevhSlinF1bDv3sM5nGfRsOPkzP2l/jk+06rbJgtqT6DIAOYkUyMA/MThosklZLONQVrJFwtngkVHb0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775237635; c=relaxed/simple; bh=rZiOZBnfnYQhiYHGIxAvJ9diYifTV8qWwPU2z0ofvp8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=U7TkeI2TfWAQvXPZriA5ipvV9ZjT/5f8SkKeRzoLFbjZzy1smBfNmeWV8F7B+ldZSBhGsel38m0yeYD5DGHJIt/P5oQZmAoYak/8E10gWLwmaqyd9VwnCH9+XJgTxm1kPe2wyRCQeZAs9Vs0DmUVX+j4qD1CCqIAaicEmRxKwZw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dqeG9Sey; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ZbbbTCxU; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dqeG9Sey"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ZbbbTCxU" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 633AxPEV3803870 for ; Fri, 3 Apr 2026 17:33:53 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= vcScscqC6ncRDOFK8ujM+tWz/LTHnr7UQ8J+Pxb8j2M=; b=dqeG9SeyGxu65jgn 253UAbPLB45tHnHRPFfTb/GgGF91MtPxXdQq9uG9TLgV7Li7MPEnJ+fGGDm19+9D LKQzsJSTvzU7HA58w6YY+idGppBEOqgKRjEruPFJ4bx7kubqHIBmV5XUnimaZF1f T4G9xk6lruJrqDo4oGpSBeXzde097t0BKCCczSNrJ89+W8ZhHGyiUpFVjMkaL38k jWJOxNlqaju4iu1PE/o4wN1CTer43klBXDPb7iV7EJGarsIav29LrGyNKbY/llUa nZFcYqhjoUdH0HouloI+Wjp6nUliGgMREX6BV9obnJ1DEeLRt9IeB4LC1pCxob4a MPBAMw== Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dac9f92f1-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 03 Apr 2026 17:33:53 +0000 (GMT) Received: by mail-pf1-f198.google.com with SMTP id d2e1a72fcca58-82c83bd48afso1281027b3a.3 for ; Fri, 03 Apr 2026 10:33:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775237632; x=1775842432; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vcScscqC6ncRDOFK8ujM+tWz/LTHnr7UQ8J+Pxb8j2M=; b=ZbbbTCxUPux32ouelSa9A+YIR6HQqc4H9hK/BpauqanbAX/jM/19ShdZicY1F0XHYs a2v31cWFNqSMFt4/e4qi7sEdJQFjCj1QRo0Ak3alMyoh0b9ReHZXL/ts+I1ecIP/qDAX QznienB9+frejc5fv5nzGQMHUy8kNYfXO4cofqlk0AhCwyRxjT1voPvSKaGf6ZJsE1ds f+O8+94NTtzjCuAmWjchN8haFj02lCC6PGu0BhNqwOUGRNBYDcwXHg0mLd/a2tQYFgWM DA987bXJ795Zwc09Zv9KX1WWEruo02QWPLfNdSc206Bj86cAlTnq3g0+QvDMPHKA803c 083w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775237632; x=1775842432; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=vcScscqC6ncRDOFK8ujM+tWz/LTHnr7UQ8J+Pxb8j2M=; b=Ravp+Shg9YesPNe85FCa2Lf9rlAZCaHztUIi2uHlMIAoZS+AGuw1kCro1O6R6UXpX5 ndu1B93lgxUG8nyxBTrqPymfmzi3cyveo+hLh1snNG7Nvj1jYuy8OOw01utkYBe2u5xg 7L+89aU3oEcioKF/ZNusDT7Em6QH8UHfMicLTjSNxiLwT0eKVbLcvRmu4sc/DCnX85+P rV8NzefJOgz45dLS+1k0rcEGaZZzMQbzi8wfNdPQsVyfCA0A6F1AFu8qc0ao1EbjBTSv Picwdu7Tsp/sY4jWwNfQaX2B7Clj7idkBxrA8q7VVA9w76wHt1sdKlVKiKmYBpda2mgg 6uHg== X-Forwarded-Encrypted: i=1; AJvYcCVgsU8NDzYgqqj0lVSQJgeH+Ian3HpqcxiLyFUVTLvVYZA+3fWiHonTflNBukSLN9V+bA4SugtE4BFwYaM=@vger.kernel.org X-Gm-Message-State: AOJu0YwF8EI7qVjiTO4al1MmAbGywXBBO/vIz1NShVPv4Cd6/6NkHB4S YmRHz9Va5MCrSoGApqpn9Tl7k4itgoGBajQ51SccF8zdDdbTxyrvw3hc9axZmq6QwFmirzAVLNZ YYE6uYt3XrZR41DdK8gRMJuR456XR31iwdyFGfD8V9Rr+SxZxxI3H81h8wZ/YxSgDB9s= X-Gm-Gg: AeBDiesIn3dXOsS8D8R3iwUFqGzllMS+Lei/Mu5+A/jzUQSqQuZxnNsLXaRLc0NlhQy K40KLsHxH7DdQd51ip6SSDZhnz0wPsJuJSmsDOlkwhIqSTCA8n0o1N+rRJOS5UA/7g0mpIvNSG5 eNhg9saKL1KjFpGgAVdNpP50wrRqQBefAi4QTKbiu4tsUZDYetBsSIMUhYjyYTEpMJCJn6PaOwM 5Kx70lp8UFeLPGNSDQmmaAGcQnzbB4j1YKu4ecxCzvfayjnhftacoESUki1YLg+FTFn6Er+DzKo kL23mus78nJSTJ0EHogLbvC/Qllf93qnO1hqPBdd9iggk2oWRX36nbz7w4xziBr8ZAAkMrVMtDo V4RN5w/Pu4qsW9cF1RawqUhYe65rGEd26+UASaQwrV8rYMxLUoPeU3gG4 X-Received: by 2002:a05:6a00:4513:b0:824:a0b9:64ee with SMTP id d2e1a72fcca58-82d0da6701bmr3354482b3a.17.1775237632095; Fri, 03 Apr 2026 10:33:52 -0700 (PDT) X-Received: by 2002:a05:6a00:4513:b0:824:a0b9:64ee with SMTP id d2e1a72fcca58-82d0da6701bmr3354465b3a.17.1775237631551; Fri, 03 Apr 2026 10:33:51 -0700 (PDT) Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-82cf9b3e169sm6359125b3a.18.2026.04.03.10.33.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Apr 2026 10:33:51 -0700 (PDT) From: Krishna Chaitanya Chundru Date: Fri, 03 Apr 2026 23:03:33 +0530 Subject: [PATCH v9 1/3] PM: sleep: wakeirq: Add support for dedicated shared wake IRQ setup Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20260403-wakeirq_support-v9-1-1cbecf3b58d7@oss.qualcomm.com> References: <20260403-wakeirq_support-v9-0-1cbecf3b58d7@oss.qualcomm.com> In-Reply-To: <20260403-wakeirq_support-v9-0-1cbecf3b58d7@oss.qualcomm.com> To: "Rafael J. Wysocki" , Len Brown , Pavel Machek , Greg Kroah-Hartman , Danilo Krummrich , Bjorn Helgaas , Bartosz Golaszewski , Linus Walleij , Bartosz Golaszewski , Rob Herring , Saravana Kannan , Linus Walleij Cc: linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-gpio@vger.kernel.org, quic_vbadigan@quicinc.com, sherry.sun@nxp.com, driver-core@lists.linux.dev, devicetree@vger.kernel.org, Krishna Chaitanya Chundru X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1775237619; l=4919; i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id; bh=rZiOZBnfnYQhiYHGIxAvJ9diYifTV8qWwPU2z0ofvp8=; b=AtVe7Za3lH9ooZtSOFwQ+ddqgaaMkLKTsqDn9qYDBQyyFK+dX9FjNqWehwfP9dUX65Fmih+Dq T8CyWBsudwtARHgL1Bug5or/c6NzndI5Bwt1VErpm+i0QrfSWhK0PlH X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519; pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg= X-Proofpoint-GUID: 4ddzdDiBPiVmGuT96yDDfOmN6i-Ii9b5 X-Proofpoint-ORIG-GUID: 4ddzdDiBPiVmGuT96yDDfOmN6i-Ii9b5 X-Authority-Analysis: v=2.4 cv=BO++bVQG c=1 sm=1 tr=0 ts=69cffa01 cx=c_pps a=m5Vt/hrsBiPMCU0y4gIsQw==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=GqrSgIjjxmp09zFQf4gA:9 a=QEXdDO2ut3YA:10 a=IoOABgeZipijB_acs4fv:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDAzMDE1NiBTYWx0ZWRfX123EVHght0uX M3M3Zq0yn2KHj2GkM3Nb+QnnS3wmOKqL4MVG57xYHWTGJxEy3Wkg6qQOclj/vCWz16UK4QIs1zN PVCQKfpuRusVlFBT2cEb5KnjvzDK9P5IsjyPgUppjPGWZB91FW4gXfbRN1hrXyHDVbP4GAagJ3d Q60j4ez1oSy4HFEwBVkAE2RZEPhwUqrjFpzHb/GOzl7B83D8ltC8HDE57JCzilNToB0Q6iPqbvm +5TQF8MKX4IwWYvi41KKXfvqSffqnYsNStbw1soydaMtJWk+hY/aS1wWTbZW/v7/ADvcvDlHdBy dI4TozQ1HWN90RAyCERDmzph9hFRF+SfUS+QkkWqaRFr/EFOBk3msWKC8Js2QtRFX3kdSiQTKPe 9dUTax6srEZ2JYdYDG3Wchg1V7VIcckb2beAO2mI3+4igj9D9hgnxPATALrusBZgrvr95akuSZJ K629OL2jijrLfBQQW5A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-03_05,2026-04-03_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 priorityscore=1501 suspectscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 phishscore=0 spamscore=0 clxscore=1015 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001 definitions=main-2604030156 Some devices require more flexibility when configuring their dedicated wake-up interrupts, such as support for IRQF_SHARED or other IRQ flags. This is particularly useful in PCIe systems where multiple endpoints (e.g., Wi-Fi and Bluetooth controllers) share a common WAKE# signal line which requests platform to re-establish power and reference clocks to the components. In such cases, drivers can use this new API dev_pm_set_dedicated_shared_wake_irq() to register a shared wake IRQ. Update the internal helper __dev_pm_set_dedicated_wake_irq() to accept an irq_flags argument. Modify the existing dev_pm_set_dedicated_wake_irq() and dev_pm_set_dedicated_wake_irq_reverse() to preserve current behavior. When IRQ registered with IRQF_SHARED we can't use IRQF_NO_AUTOEN flag, so after registering for irq, disable it explicitly. Signed-off-by: Krishna Chaitanya Chundru Acked-by: Rafael J. Wysocki (Intel) --- drivers/base/power/wakeirq.c | 39 ++++++++++++++++++++++++++++++++++----- include/linux/pm_wakeirq.h | 6 ++++++ 2 files changed, 40 insertions(+), 5 deletions(-) diff --git a/drivers/base/power/wakeirq.c b/drivers/base/power/wakeirq.c index ad23f0fa5d1a5a9eb49b1af2288ee4908082b13e..b7b106f55559a7c85cb35d9e5ed= 22fe37970662d 100644 --- a/drivers/base/power/wakeirq.c +++ b/drivers/base/power/wakeirq.c @@ -171,7 +171,8 @@ static irqreturn_t handle_threaded_wake_irq(int irq, vo= id *_wirq) return IRQ_HANDLED; } =20 -static int __dev_pm_set_dedicated_wake_irq(struct device *dev, int irq, un= signed int flag) +static int __dev_pm_set_dedicated_wake_irq(struct device *dev, int irq, un= signed int flag, + unsigned int irq_flags) { struct wake_irq *wirq; int err; @@ -200,8 +201,7 @@ static int __dev_pm_set_dedicated_wake_irq(struct devic= e *dev, int irq, unsigned * so we use a threaded irq. */ err =3D request_threaded_irq(irq, NULL, handle_threaded_wake_irq, - IRQF_ONESHOT | IRQF_NO_AUTOEN, - wirq->name, wirq); + IRQF_ONESHOT | irq_flags, wirq->name, wirq); if (err) goto err_free_name; =20 @@ -237,7 +237,7 @@ static int __dev_pm_set_dedicated_wake_irq(struct devic= e *dev, int irq, unsigned */ int dev_pm_set_dedicated_wake_irq(struct device *dev, int irq) { - return __dev_pm_set_dedicated_wake_irq(dev, irq, 0); + return __dev_pm_set_dedicated_wake_irq(dev, irq, 0, IRQF_NO_AUTOEN); } EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_wake_irq); =20 @@ -258,10 +258,39 @@ EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_wake_irq); */ int dev_pm_set_dedicated_wake_irq_reverse(struct device *dev, int irq) { - return __dev_pm_set_dedicated_wake_irq(dev, irq, WAKE_IRQ_DEDICATED_REVER= SE); + return __dev_pm_set_dedicated_wake_irq(dev, irq, WAKE_IRQ_DEDICATED_REVER= SE, + IRQF_NO_AUTOEN); } EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_wake_irq_reverse); =20 +/** + * dev_pm_set_dedicated_shared_wake_irq - Request a dedicated shared wake-= up interrupt + * @dev: Device entry + * @irq: Device wake-up interrupt + * @flags: Custom IRQ flags (e.g., IRQ_TYPE_EDGE_FALLING) + * + * This API sets up a threaded interrupt handler for a device that has + * a shared wake-up interrupt in addition to the device IO interrupt. It a= lso + * sets IRQ flags like IRQ_TYPE_EDGE_FALLING passed by the caller. + * + * Returns 0 on success or a negative error code on failure. + */ +int dev_pm_set_dedicated_shared_wake_irq(struct device *dev, int irq, unsi= gned long flags) +{ + struct wake_irq *wirq; + int ret; + + ret =3D __dev_pm_set_dedicated_wake_irq(dev, irq, 0, IRQF_SHARED | flags= ); + if (ret) + return ret; + + wirq =3D dev->power.wakeirq; + disable_irq_nosync(wirq->irq); + + return 0; +} +EXPORT_SYMBOL_GPL(dev_pm_set_dedicated_shared_wake_irq); + /** * dev_pm_enable_wake_irq_check - Checks and enables wake-up interrupt * @dev: Device diff --git a/include/linux/pm_wakeirq.h b/include/linux/pm_wakeirq.h index 25b63ed51b765c2c6919f259668a12675330835e..61f1e840745b56baa57db37563e= 450cb2d757a85 100644 --- a/include/linux/pm_wakeirq.h +++ b/include/linux/pm_wakeirq.h @@ -11,6 +11,7 @@ extern int dev_pm_set_dedicated_wake_irq(struct device *d= ev, int irq); extern int dev_pm_set_dedicated_wake_irq_reverse(struct device *dev, int i= rq); extern void dev_pm_clear_wake_irq(struct device *dev); extern int devm_pm_set_wake_irq(struct device *dev, int irq); +extern int dev_pm_set_dedicated_shared_wake_irq(struct device *dev, int ir= q, unsigned long flags); =20 #else /* !CONFIG_PM */ =20 @@ -38,5 +39,10 @@ static inline int devm_pm_set_wake_irq(struct device *de= v, int irq) return 0; } =20 +static inline int dev_pm_set_dedicated_shared_wake_irq(struct device *dev, + int irq, unsigned long flags) +{ + return 0; +} #endif /* CONFIG_PM */ #endif /* _LINUX_PM_WAKEIRQ_H */ --=20 2.34.1